Application Report
SPRABX4–November 2014

Calculating Useful Lifetimes of Embedded Processors

Allan Webber

ABSTRACT

This application report provides a methodology for calculating the useful lifetime of TI embedded processors (EP) under power when used in electronic systems. It is aimed at general engineers who wish to determine if the reliability of the TI EP meets the end system reliability requirement.

Contents

1 Introduction 1
2 Stages of Reliability and Useful Life Period 1
3 CMOS Wear Out Mechanisms and IC Design 2
4 Reliability and Temperature 3
5 Assessing a System Mission Profile 5
6 Useful Life and MTTF Values 6
7 Limitations of This Document 6

List of Figures

1 Bathtub Curve Showing Different Stages of Reliability 2
2 Impact of Electro-Migration on a TI Embedded Processor Over Temperature 3
3 Arrhenius Equation 3
4 Acceleration Factor (AF) From 105°C 4
5 Example of Assessing a System Level Mission Profile and Component Reliability 5

List of Tables

1 Table 1. De-Rating Above 105°C T_J 4

1 Introduction

This document introduces the three stages of reliability and shows the current generation of TI industrial grade EP product is designed to support a useful lifetime of 10 year operating at 105°C junction temperature (T_J).

Based on the physics of failure approach, it shows useful life scales with temperature and decreasing the effective temperature below 105°C T_J, can extend the useful lifetime of the silicon beyond 10 years. Similarly, increasing the effective temperature above the 105°C T_J will shorten lifetime.

Using a case study of an actual system level mission profile, it shows how to calculate if the EP will be operating within its target useful lifetime for which it was designed.

2 Stages of Reliability and Useful Life Period

When considering 'reliability', three phases of lifetimes are considered:

- Early life – declining failure rate where failures are due to random defects.
- Useful life – the steady state period where failure rate is relatively constant.
- Wear-out – stage where end of life mechanisms start to occur and failure rate increases.

All trademarks are the property of their respective owners.

Copyright © 2014, Texas Instruments Incorporated

SEC et al. v. MRI
SEC Exhibit 1017.0001
IPR2023-00254

Figure 1 illustrates this as a “bathtub curve” profile where the edges of the curves reflect the shape of a bath.

The focus of electronics reliability is the useful life period and also referred to as steady-state period where it is expressed in Failure in Time (FIT): # of failures/109 hours.



Figure 1. Bathtub Curve Showing Different Stages of Reliability

Many industrial systems require useful lifetimes of 10 years or less but recent examples of reliability profiles modeled by TI that go above that include:

- Telecommunication equipment: 15 years continuous operation
- Industrial controllers in factory electrical supply system: 15 years continuous operation
- Solar invertor: 15 years continuous operation
- Water meter: 15 years continuous operation
- Electronic Meter: 20 years continuous operation

3 CMOS Wear Out Mechanisms and IC Design

The current generation of TI industrial grade embedded processor products is designed to support a useful lifetime of 10 year operating at 105°C junction temperature T_J.

The 10 year lifetime assumes a worst case situation of 100% powered on and run at a constant 105°C T_J temperature.

TI EP products are designed for reliability so that the onset of the wear out mechanisms occurs beyond the useful life period. This is illustrated in Figure 1.

Robustness to prominent silicon wear-out mechanisms that are designed for include:

- Gate oxide integrity (GOI)
- Electro-migration (EM)
- Time dependent di-electric breakdown (TDDB)

In addition, mechanisms that cause parametric shift over lifetime, such as Negative Bias Temperature Instability (NBTI) and Channel Hot Carriers (CHC), are also considered within the product design.

For most silicon technologies, the critical wear out mechanism is EM.

Figure 2 shows how the onset of EM changes with T_J on a TI proprietary silicon node. Note that EM performance may differ per technology but the principle of fail rate vs temperature will apply: running at temperature extremes for long durations above 105°C will shorten the lifetime.

Copyright © 2014, Texas Instruments Incorporated

SEC et al. v. MRI
SEC Exhibit 1017.0002
IPR2023-00254



Figure 2. Impact of Electro-Migration on a TI Embedded Processor Over Temperature

4 Reliability and Temperature

Assuming the device is operating within the specified data sheet voltage, the critical variable influencing silicon lifetime under electrical bias is the junction temperature (T_J) of the silicon.

An often quoted rule of thumb in electronics reliability for capacitors is that every 10°C increase, the lifetime approximately halves. For semiconductors, it is a similar change but there is slippage at higher temperatures.

Because of this, it is recommended looking at two situations of power on conditions: at or below 105°C and above 105°C.

4.1 Operating Below 105°C T_J

When operating at 105°C T_J or below, apply the Arrhenius equation to determine the accelerating factor (AF) (see Figure 3).

$$AF = \exp\left(\frac{Ea}{k}\left(\frac{1}{T_{use}} - \frac{1}{T_{stress}}\right)\right)$$

Figure 3. Arrhenius Equation

Where,

AF = Acceleration factor

Ea = Activation energy in eV

k = Boltzmann's' constant (8.63 x 10-5 eV/K)

Tuse = Use temperature in K (C + 273)

Tstress = Stress temperature in K (C+273)

Figure 4 plots the AFs for every 5°C below 105°C using a thermal activation energy Ea of 0.7eV (a common Ea for assessing silicon reliability).

Copyright © 2014, Texas Instruments Incorporated

SEC et al. v. MRI
SEC Exhibit 1017.0003
IPR2023-00254

It shows that if the processor runs at 90°C effective temperature instead of the 105°C, x2 increase is useful lifetime can be projected. In other words, a 20 year useful lifetime of the silicon can be achieved provided the application manages the thermal performance to be at an 'effective' T_J of 90°C or below.



Figure 4. Acceleration Factor (AF) From 105°C

4.2 *Operating Above 105°C T_J*

For extended temperature devices rated above 105°C T_J, Figure 2 showed that running hotter temperatures shortens lifetime.

To facilitate a high-level calculation that does not involve a complex calculation of wear out mechanisms, Table 1 shows a guard banded AF for situations 105°C.

Table 1. Table 1. De-Rating Above 105°C T_J

Temperature	Acceleration Factor
105°C	1.00
110°C	0.50
115°C	0.40
120°C	0.30
125°C	0.20

Table 1 shows that if the embedded processor designed to 10 years and 105°C T_J is instead operated continuously at 125°C T_J, then 2 years useful life should be its reliability budget.

NOTE: The guard banded AF is sufficient to satisfy for most applications. If more precise modeling is required for extended temperature applications, contact TI for reliability assistance.

NOTE: For automotive grade products that are specified above 105°C T_J, their reliability mission profile is targeted for an AEC-Q100 mission profile of 15 years on with ~12% duty cycle. The total time at T_{max} is usually a small subset of their total power on time.

Copyright © 2014, Texas Instruments Incorporated

SEC et al. v. MRI
SEC Exhibit 1017.0004
IPR2023-00254

5 Assessing a System Mission Profile

It is rare that an application runs 100% at one temperature. More practical situations run at a distributed temperature ranges over its lifetime. The mapping of Temperature vs time for an application is known as a *mission profile*.

In most cases, the mission profile imparts a time on vs time off, known as a duty cycle. The duty cycle has importance in that power off stops the clock for the reliability mechanisms that require bias (traditional CMOS wear out).

Figure 5 shows a real life example of a mission profile for a solar invertor application which required a 15 year useful lifetime with 100% on time. In this example, the delta between T_A and T_J was 20°C. To calculate the Junction temperature from ambient or case temperatures, see the device-specific data sheet.

The end result showed that the mission profile would subject the EP to be running at an equivalent to 3.4 years @ 105°C T_J and comfortably within the 10 years @ 105°C T_J that it was designed for.

Solar Invertor Profile

1. Convert days to Power on Hours/ year

2. PoH / year x years x duty cycle

3. convert Ta -> Tj (+20C in this example but will vary per device)

4. Derating from 105C Tj to actual Tj - see table below

5. Calculate PoH per Tj interval x AF

CUSTOMER MISSION PROFILE

LIFETIME **15 YEARS**

DUTY CYCLE : 100% ON

Days/year	Ambient temperature	PoH / yr	Total PoH	Tj	AF from 105C *	Equiv to 105C Tj hrs	
15	+30° C	360	5400	50	38.84	139	
25	+45° C	600	9000	65	12.72	708	
90	+55° C	2160	32400	75	6.38	5,078	
185	+60° C	4440	66600	80	4.58	14,541	
35	+70° C	840	12600	90	2.43	5,185	
15	+80° C	360	5400	100	1.33	4,060	
		8,760	**131,400** hrs			**29,712**	**hours**
						3.4	**Years**

*Derating 105C to lower temperatures

Temperature	Acceleration Factor using 0.7eV
45	57.68
50	38.84
55	26.47
60	18.25
65	12.72
70	8.96
75	6.38
80	4.58
85	3.32
90	2.43
95	1.79
100	1.33
105	**1.00**

Summary: The customer profile is equivalent to 3.4 years @ 105C Tj.

Since it was designed to have 10 years @ 105C Tj lifetime, It will still be operating within its useful lifetime (ie/ it has only consumed 34% of it's useful lifetime).

Figure 5. Example of Assessing a System Level Mission Profile and Component Reliability

Copyright © 2014, Texas Instruments Incorporated

SEC et al. v. MRI
SEC Exhibit 1017.0005
IPR2023-00254

6 Useful Life and MTTF Values

There may be confusion in useful lifetime and mean time to failure (MTTF) values, but they refer to different aspects of reliability.

The useful life calculations shown here assess if the component will outlast the system reliability requirement. With respect to end industries, the longest requirement for system useful life TI modeled was 20 years useful life for metering applications. (In such outdoor applications, the ambient temperatures assisted in lowering the effective temperatures.)

MTTF on the other hand, is a projection of when the arithmetic mean time between failures of the whole population where it is an inverse of the FIT rate. The MTTF is orders of magnitudes higher than the useful life.

7 Limitations of This Document

- Not all TI's embedded products support a 10 year and 105°C T_J useful life. Devices with limited POH/useful life will specifiy this in their device-specific data sheets.
- The reliability discussed in this document is limited to semiconductor reliability under power on conditions only (silicon lifetime). It does not include assessment of package reliability conditions, which needs separate reliability assessments.
- Data retention periods of non-volatile memory are not considered in this application report. For more information regarding these values, see the device-specific data sheets.

Copyright © 2014, Texas Instruments Incorporated

SEC et al. v. MRI
SEC Exhibit 1017.0006
IPR2023-00254

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated

SEC et al. v. MRI
SEC Exhibit 1017.0007
IPR2023-00254