

PAPER • OPEN ACCESS

Die level thinning after bonding on the substrate in 3D packaging

To cite this article: Yao Wang *et al* 2023 *J. Phys.: Conf. Ser.* **2469** 012023

View the [article online](#) for updates and enhancements.

You may also like

- [Wafer-level packaging and laser bonding as an approach for silicon-into-lab-on-chip integration](#)
T Brettschneider, C Dorrer, M Bründel et al.
- [Finite Element Analysis for Safe Design of a Flexible Microelectronic System under Bending Deformation](#)
Cha-Hee Kim, Hyeonji Yun, Seung-Ho Seo et al.
- [Nonlinear characteristics in fracture strength test of ultrathin silicon die](#)
Zunxu Liu, YongAn Huang, Lin Xiao et al.



244th Electrochemical Society Meeting

October 8 – 12, 2023 • Gothenburg, Sweden

50 symposia in electrochemistry & solid state science



Deadline Extended!
Last chance to submit!

New deadline:
April 21

submit your abstract!

Die level thinning after bonding on the substrate in 3D packaging

Yao Wang¹, Chuan Hu¹, Xun Xiang¹, Wei Zheng¹ and Yinhua Cui^{1,*}

¹Institute of Semiconductors, Guangdong Academy of Sciences, Guangzhou 510650, PR China

*Corresponding author: Yinhua Cui, e-mail: yinhua112233@126.com

Abstract: This paper aims to realize heterogeneous integrated packaging technology for high integration by applying a thinning process technology for controlling the thickness of chipsets used in packaging, i.e., A technology for processing silicon dies with a thickness of 100 um or less and a technology for handling thinning ultrasmall dies. We combine wet etching with dry etching to fit an effective and practical experimental plan. Anisotropic etching in KOH solutions and ICP etching of silicon die bonding on a glass substrate are investigated. Die with copper wiring is fabricated and pasted on the substrate to achieve selective etching of the whole device. The topography of the die surface and corner is analyzed to prevent the influence on the second layer stacking process.

1. Introduction

High-speed Ethernet signal transmission technology is essential in situations where the volume of data traffic is increasing exponentially, such as data centers, Internet exchange centers, and high-performance servers. To address this problem, heterogeneous integration package technology is focused on, which can reduce integration and power consumption. Ultra-thin-chip processing and interconnection (including wafer bonding) through the silicon through holes (TSV) are key technologies to implement the heterogeneous integration platform. To realize heterogeneously integrated packaging, the die-thinning of chips is fundamental [1,2]. The thickness of the silicon wafer used as the substrate is reduced, resulting in a thinner device. At the same time, the bandwidth is increased, and the occupied space is reduced. This thickness thinning can facilitate the implementation of multilayer stacking[3,4]. Second, it is simple to realize via making and interconnecting in the back end, and it is advantageous for sawing finished devices[5,6].

The existing packaging process was executed by die thinning first and then bonding on a substrate. This process is difficult to control when the intermediate die becomes thinner to a certain level during die bonding, resulting in a defect in the suction step of lifting the die[7–9]. In addition, this method is limited because the size of the die varies for heterogeneously integrated packaging. To address this problem, the process of thinning the entire sample after bonding was studied.

Here, the die was manufactured by creating a copper circuit on a silicon substrate and then dicing it to the desired size [10–12]. The silicon etching method must be used for all samples to study die thinning formed in this manner. The etching method is primarily divided into dry etching and wet etching, and common wet cleaning methods include pressure spray, imaging, ultrasonic, vibrational/rotational, and vapor degreasing cleaning[13–17]. Typically, dry etching and wet etching are used in tandem. In this study, selective etching should be performed on the entire sample, and damage to each layer caused by



this cleaning method must be evaluated. Thus, most of the damages were minor, and simple imaging and rotational methods were used.

In the dry-cleaning process, a lift-off method is used in which contaminants are either sputtered, converted to volatiles, or removed by removing the material from the underlying layer[18–20]. The chemical dry-cleaning method that converts contaminants into volatiles has a high selection ratio and can reduce the reattachment of contaminants. To improve the selectivity, the chemical reaction gases that react with the contaminants to produce volatile compounds must be appropriately reacted.

In the study, a silicon wafer-based device was manufactured to reduce the thickness and size of the chip, and it was intended to be applied to MEMS device packaging or die-level packaging by dipping and bonding in various die sizes.

Table 1. Etching conditions

Wet Etching		Dry Etching	
Solution	Weight %	Plasma Pro System 133 ICP380	
Potassium hydroxide (KOH)	30 %	SF6 60 Sccm	O2 5 Sccm
Hydroxylamine (NH ₂ OH)	15%	Power 750 W	
Temperature 80 °C		Temperature 20 °C	

2. Experimental

In this study, a 2-inch glass wafer was used as the substrate, and etching was performed by attaching a $2 \times 2 \times 0.2$ mm die to it, as shown in Figure 1. The epoxy resin CTB-BF17X16 was used as an adhesive, and the thickness of 10 ± 1 μ m was controlled using the spin coating (9000rpm) method. After that, the prepared dies were attached to the glass wafer substrate using the MD-P200US2~NM-EFF1D (Panasonic) equipment, and then it was cured for 30 min to solidify the adhesive while pressing with a constant pressure of 12.5 Mpa. The attached equipment conditions are pressure 1N, time 0.3 s, and temperature 25°C. Finally, for the etching, KOH was used as the wet etching method, and ICP was used as the dry etching method. Etching conditions are shown in Table 1. Whether wet or dry etching is used, the entire sample must be etched without additional protective film. The etching process only etches the silicon surface of the die without affecting the adhesive viscosity or CTE. In the wet etching process, although room-temperature etching is the least harmful to the samples except for the die surface, the etching rate is too slow, so tests have been made on different problems.




Figure 1. Schematic of die bonding

Die fabrication: We used a 4-inch silicon oxide wafer (p-type (100) Si with a thermal oxide layer (300 nm) on it) in the die fabrication process. UV-positive photoresist AZ4620 was used as the mask. After forming a pattern, exposure, and development, it was deposited to a Ti/Cu sputtering thickness at 20/480 nm to form a metal wiring pattern. After that, it was diamond-diced to finally form a die with an adhesive pattern having a size of $2 \times 2 \times 0.2$ mm.

3. Result

Etching rate, roughness after etching, and undercutting corners of wet and dry etching samples are investigated. The etching temperature is a critical factor affecting the etching rate; therefore, the etching characteristics at different temperatures are analyzed. The detailed data are shown in figures 1

and 2. Etching rates of the die surface in pure and 15 wt% hydroxylamines (NH₂OH) with 20 wt% KOH added in solutions at various temperatures are shown in Figure 2. The etching rate increases as the temperature increases. Without NH₂OH, the etching rate reached 4.45 $\mu\text{m}/\text{min}$ at 100°C, while the temperature below barely changed. Considering that the entire sample is subjected to etching, a temperature that is too high will affect the properties of other layers, and an etching rate that is too fast will lead to the core finishing etching and exposing the metal line before the middle. This stage will lead to a short circuit, and a too-slow etching speed will prolong the etching time. The extension of time causes inconvenience in the process and affects the viscosity of the adhesive, causing the die to fall off during the etching process. Therefore, controlling the proper technique is crucial.

When NH₂OH is added, the etching rate is significantly increased. At 60°C, the etching rate is multiplied by 23; at 80°C, it is multiplied by 72 because the decomposition of NH₂O⁻ and OH⁻ from NH₂OH promotes reaction equilibrium[21,22]. Surface morphology is essential for determining if subsequent encapsulation can be successfully performed. Figure 3 shows the flatness of the etched die surface. The flatness gradually increases from 40° to 80°, yet the error bar shows between 0.6 and 1 μm . However, when the temperature approaches 100°C, the flatness will exceed 1 μm , and excessive foaming will eventually affect the flatness. Figure 4 shows the surface of sample and figure 5 shows the corner angle of the die after wet etching and dry etching. The results show that wet etching is 67° and dry etching is 90° because wet etching is isotropic, and dry etching is anisotropic. So finally, the surface of the sample forms the same appearance as the figure 4 and figure 5, that is, the edges and corners will be etched faster than the middle side.

Figure 6 shows the scanning electron microscopy and microscope images of chips after the etching process. Combining wet and dry etching is the most suitable solution for the above method.




Figure 2. Wet etching rate using 20wt% KOH solution and 20wt% KOH+15wt% NH₂OH solution at different temperatures. (SEM Cross section)




Figure 3. The roughness of die backside surface




Figure 4. Surface of the die backside




Figure 5. The corner of the die backside of (a) after wet etching and (b) after dry etching




Figure 6. The cross-sectional scanning electron microscopic (SEM) image of chips after the etching process

4. Conclusion

Chip-to-wire and wafer-to-wafer are used to complete bonding and die bonding is the packing stage after die thinning. However, this wafer-level thinning bonding can only be used for isomorphism. If the wafer thickness is less than 150 μm , it will become flexible and fragile, making it difficult to control and lowering the yield. Second, dies with metal wiring cannot be thinned using CMP and other operations, as this would destroy the internal structure and cause a short circuit.

Therefore, achieving die-level thinning is essential for heterogeneous integration. As long as die-level thinning can be realized, manufacturability can be improved, real high-density can be achieved, and heterogeneous broadband integration can be implemented. This study combines wet etching and dry etching to provide a preliminary foundation for reducing heterogeneous chips.

Acknowledgments

This work is supported by the Key-Area Research and Development Project of Guangdong Province (No. 2020B0101320001) and the GDAS's Project of Science and Technology Development (nos. 2021GDASYL-20210103078, 2021GDASYL-20210103079, 2021GDASYL-20210103076A, and 2021GDASYL- 20210103080.)

References

- [1] Melamed S, Imura F, Nakagawa H, Kikuchi K, Hagimoto M, Matsumoto Y and Aoyagi M 2015 Impact of die thinning on the thermal performance of a central TSV bus in a 3D stacked circuit *Microelectronics J.* **46** 1106–13
- [2] Nuez D, Tan P, Lu D, Zhang B, Miller J, Lynaugh M, Harper T, DiBattista M, and Silverman S 2021 Failure Localization Techniques for 7nm & 16nm Process Nodes in Monolithic & 2.5D SSIT Package Technology Using OBIRCH, LVP and Advance Die Thinning Method *ISTFA 2021 Conf. Proc. from 47th Int. Symp. Test. Fail. Anal.* **84215** 73–9
- [3] Jiun H H, Ahmad I, Jalar A and Omar G 2006 Effect of wafer thinning methods towards fracture strength and topography of silicon die *Microelectron. Reliab.* **46** 836–45
- [4] McLellan N, Fan N, Liu S, Lau K and Wu J 2004 Effects of wafer thinning condition on the roughness, morphology and fracture strength of silicon die *J. Electron. Packag. Trans. ASME* **126** 110–4
- [5] Malik M H, Grosso G, Zangl H, Binder A and Roshanghias A 2021 Flip Chip integration of ultra-thinned dies in low-cost, flexible printed electronics; the effects of die thickness, encapsulation and conductive adhesives *Microelectron. Reliab.* **123** 114204
- [6] Yong L, Desbiens D, Irving S, Luk T, Lolar C, Yumin L and Qiuxiao Q 2006 Systematic evaluation of die thinning application in a power SIP by simulation *Proc. - Electron.*

- Components Technol. Conf.* **2006** 981–9
- [7] Oprins H, Cherman V, Webers T, Kim S W, De Vos J, Van Der Plas G and Beyne E 2020 3D Wafer-to-Wafer Bonding Thermal Resistance Comparison: Hybrid Cu/dielectric Bonding versus Dielectric via-last Bonding *Intersoc. Conf. Therm. Thermomechanical Phenom. Electron. Syst. ITherm* **2020-July** 219–28
 - [8] Roshanghias A, Dreissigacker M, Scherf C, Bretthauer C, Rauter L, Zikulnig J, Braun T, Becker K F, Rzepka S and Schneider-Ramelow M 2020 On the feasibility of fan-out wafer-level packaging of capacitive micromachined ultrasound transducers (CMUT) by using inkjet-printed redistribution layers *Micromachines* **11**
 - [9] Dong Z and Lin Y 2020 Ultra-thin wafer technology and applications: A review *Mater. Sci. Semicond. Process.* **105** 104681
 - [10] Wang C T, Hsieh J S, Chang V C Y, Huang S Y, Ko T, Pu H P and Yu D 2019 Signal integrity of submicron InFO heterogeneous integration for high-performance computing applications *Proc. - Electron. Components Technol. Conf.* **2019-May** 688–94
 - [11] Klug G Advanced Solutions for Ultra-Thin Wafers and Packaging Short pulse laser Focusing lens Workpiece *Processing*
 - [12] Cheemalamarri H K, Bonam S, Vanjari S R K and Singh S G 2020 Ti/Si interface enabling complementary metal oxide semiconductor compatible, high reliable bonding for inter-die micro-fluidic cooling for future advanced 3D integrated circuit integration *J. Micromechanics Microengineering* **30** 105005
 - [13] Anon <http://www.cqvip.com>
 - [14] Andrew Wagner KOH Si Wet Etch Review
 - [15] M. Steinert, J. Acker,* S. Oswald and K W 2007 Study on the Mechanism of Silicon Etching in HNO₃-Rich HF/HNO₃ Mixtures *J. Phys. Chem.* **111** 2133–40
 - [16] Cathey D A 1994 Process for Isotropically Etching Semiconductor Devices
 - [17] Kanarik K J, Lill T, Hudson E A, Sriraman S, Tan S, Marks J, Vahedi V and Gottscho R A 2015 Overview of atomic layer etching in the semiconductor industry *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film.* **33** 020802
 - [18] Xu G, Huang H, Zhan M, Huang X, Wang W, Hu X and Chen X 2013 Experimental evaluation of inductively coupled plasma deep silicon etching *Zhenkong Kexue yu Jishu Xuebao/Journal Vac. Sci. Technol.* **33** 832–5
 - [19] Jang J K, Tak H W, Shin Y J, Kim D S, and Yeom G Y 2020 Plasma Induced Damage Reduction of Ultra Low-k Dielectric by Using Source Pulsed Plasma Etching for Next BEOL Interconnect Manufacturing *IEEE Trans. Semicond. Manuf.* **33** 302–9
 - [20] Nguyen M C, Yoon J, Nguyen A H T, Seok Y, Kim N, Kim H, Kim S and Choi R 2021 Low-Temperature Deep Ultraviolet Laser Polycrystallization of Amorphous Silicon for Monolithic 3-Dimension Integration *IEEE Electron Device Lett.* **42** 784–7
 - [21] Hong S J 2020 Design of Single-wafer Wet Etching Bath for Silicon Wafer Etching *J. Semicond. Disp. Technol.* **19** 77–81
 - [22] Rao A V N, Swarnalatha V and Pal P 2017 Etching characteristics of Si{110} in 20 wt% KOH with the addition of hydroxylamine for the fabrication of bulk micromachined MEMS *Micro Nano Syst. Lett.* **5** 23