



DECLARATION OF GORDON MACPHERSON

I, Gordon MacPherson, am over twenty-one (21) years of age. I have never been convicted of a felony, and I am fully competent to make this declaration. I declare the following to be true to the best of my knowledge, information and belief:

1. I am Director Board Governance & IP Operations of The Institute of Electrical and Electronics Engineers, Incorporated ("IEEE").
2. IEEE is a neutral third party in this dispute.
3. I am not being compensated for this declaration and IEEE is only being reimbursed for the cost of the article I am certifying.
4. Among my responsibilities as Director Board Governance & IP Operations, I act as a custodian of certain records for IEEE.
5. I make this declaration based on my personal knowledge and information contained in the business records of IEEE.
6. As part of its ordinary course of business, IEEE publishes and makes available technical articles and standards. These publications are made available for public download through the IEEE digital library, IEEE Xplore.
7. It is the regular practice of IEEE to publish articles and other writings including article abstracts and make them available to the public through IEEE Xplore. IEEE maintains copies of publications in the ordinary course of its regularly conducted activities.
8. The article below has been attached as Exhibit A to this declaration:

A.	T. Schiml et al.; "A 0.13 μ m CMOS platform with Cu/low-k interconnects for system on chip applications", published in 2001 Symposium on VLSI Technology. Digest of Technical Papers, date of conference June 12 - 14, 2001.
----	--

9. I obtained a copy of Exhibit A through IEEE Xplore, where it is maintained in the ordinary course of IEEE's business. Exhibit A is a true and correct copy of the Exhibit, as it existed on or about December 19, 2022.

Google Exhibit 1131 Google v. Singular

10. The article and abstract from IEEE Xplore shows the date of publication. IEEE Xplore populates this information using the metadata associated with the publication.
11. T. Schiml et al.; "A 0.13 μm CMOS platform with Cu/low-k interconnects for system on chip applications", published in 2001 Symposium on VLSI Technology. Digest of Technical Papers, date of conference June 12 - 14, 2001. Copies of the conference proceedings were made available no later than the last day of the conference. The article is currently available for public download from the IEEE digital library, IEEE Xplore.
12. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001.

I declare under penalty of perjury that the foregoing statements are true and correct.

Executed on: 12/19/2022

DocuSigned by:
Gordon Macpherson
E768DB210F4E4EF...

EXHIBIT A

A 0.13 μ m CMOS Platform with Cu/ Low-k Interconnects for System On Chip Applications

T. Schiml, S. Biesemans⁺, G. Brase, L. Burrell⁺, A. Cowley, K. C. Chen^{*}, A. v. Ehrenwall, B. v. Ehrenwall, P. Felsner, J. Gill⁺, F. Grellner, F. Guarin⁺, L.K. Han⁺, M. Hoinkis, E. Hsiung^{*}, E. Kaltalioglu, P. Kim⁺, G. Knoblinger, S. Kulkarni⁺, A. Leslie, T. Mono, T. Schafbauer, U. Schroeder, K. Schrufer, T. Spooner⁺, D. Warner, C. Wang^{*}, R. Wong⁺, E. Demm, P. Leung^{*}, M. Stetter, C. Wann⁺, J. K. Chen^{*}, E. Crabbé⁺

Infineon Technologies, IBM⁺, UMC⁺: IBM SRDC, Hopewell Junction, NY, USA

Abstract

We describe an advanced 0.13 μ m CMOS technology platform optimized for density, performance, low power and analog/mixed signal applications. Up to 8 levels of Copper interconnect with industries first true low-k dielectric (SiLK, $k=2.7$) [1] result in superior interconnect performance at aggressive pitches. A 2.28 μ m² SRAM cell is manufactured with high yield by introducing elongated local interconnects on the contact level without increasing process complexity. Trench based embedded DRAM is offered for large area memory. Modular analog devices as well as passive components like resistors, MIM capacitors and intrinsic inductors are integrated.

Process Flow/ Device Portfolio

The process architecture is based on a standard CMOS process flow with STI, retrograde wells with In/Sb channels, dual workfunction Co-silicided gates, strong halo implants, Nitride spacers, W-contacts and Copper metallization with low-k dielectric [2]. Key ground-rules with minimum pitches of 0.32 μ m are shown in Table 1.

SOC technologies need to accommodate a wide range of device options integrated on a single chip. A modular triple gate oxide process allows optimization of high performance devices with low active power (18Å), devices with low gate leakage (22Å) and of I/O devices (52Å) independently. All devices are derived from the standard V_t logic transistor pair (1.2V, 22Å gate oxide, RO delay=18.5ps, $I_{on}<0.2$ nA/ μ m) that is used in core library books (Fig. 1). By adding optional masks Low V_t (RO delay=14ps@1.2V) and High V_t ($I_{off}<10$ pA/ μ m) devices are integrated to balance performance and off-state leakage current. Higher performance can be achieved at 1.5V operation with 22 Å devices. All devices fulfill the reliability specifications up to 1.6V supply voltage. Two different thick-oxide devices are offered in the platform: A high speed 2.5V I/O device is obtained by modifying the extension/halo implants. Analog devices with low back-bias sensitivity and improved Early-Voltage are implemented and can also be used for 3.3V I/O applications. An overview about the various devices is given in Table 2.

Copper Interconnect with low-k dielectric

The process platform offers the first true low-k dielectric/Copper metallization (Fig. 2) with up to 8 levels of interconnect at dense pitches (M1: 0.32 μ m, Mx: 0.40 μ m). A spin-on low-k dielectric has been chosen as dielectric. The main challenges of mechanical stability and robustness with SiLK have been addressed. Reliability investigations show comparable electromigration data for SiLK relative to Oxide (Fig. 3): Careful selection of liner materials is necessary to provide good yield and reliability. The low-k dielectric provides up to 30% performance advantage compared to oxide based BEOL solutions: Fig. 4 shows simulated performance for a critical path of a synthesized DSP core. A speed increase from 153 Mhz (oxide) to 189 MHz can be achieved with low-k dielectric at 1.2V operation without special optimization of circuit for low-k.

Further challenges of the integration of low-k dielectric into BEOL have been addressed in the following areas:

- Optimizing the passivation stack to obtain good mechanical stability for wirebond.
- Dummy structures under bond pads to improve mechanical support.
- Naked Al fuses to allow fuse blow without damaging the low-k dielectric and without opening paths for oxygen and moisture ingress.

Thicker metal at 2x pitches is offered on upper levels to minimize resistance for long interconnect wires.

Functionality of a complex 8Mb SRAM product has been demonstrated in this 0.13 μ m technology platform (Fig. 5).

Lithography optimization

A 248nm lithography solution was developed for all critical levels by use of enhancement techniques including off-axis illumination, OPC, assist features, phase-shift masks with future migration to 193nm in manufacturing. A significant reduction of across-chip linewidth-variation (ACLV 3sigma<10nm) on the gate level has been achieved by applying sub-resolution assist features (Fig. 6). OPC strategy (Table 3) is centered on a rule-based approach including serifs and flexible hammerheads at line ends. On the contact level OPC is applied in this technology to allow printing of contacts at very tight pitches (0.36 μ m) without sidelobes. Special optimization has been performed on the isolation level. By using a hardmask process and thinning the resist, a chrome-on-glass mask can be used to reduce cycle time from tapeout to first mask delivery.

Embedded memory

The technology offers 2.48 μ m² [2] and 2.28 μ m² SRAM cells (Fig. 7). The smaller cell size can be obtained by using elongated bar features on the contact level as local interconnect. Yield equivalency is shown in Fig. 8. OPC optimization of the contact layer (Fig. 9) and adjusting contact etch and liner optimization were crucial to achieve high yield. A trench-based embedded DRAM architecture with a cell size of 0.31 μ m² was integrated into the process flow. The modular approach results in identical device performance in the logic part.

Mixed Signal/Analog/RF Elements

Compared to the 0.18 μ m generation [3] the optional MIM Capacitor was moved up into the passivation layer to decouple the processing of the MIM stack from low-k integration (Fig. 10). A Si-oxide based dielectric material (35nm) was selected to support area capacitance of 1fF/ μ m² without sacrificing reliability (Fig. 11). Various high precision resistors with sheet resistances between 75 Ohm/square and 1000 Ohm/square are formed with a salicide blocking mask. Intrinsic inductors are defined by the standard metallization options without adding any cost. By optimizing the designs a Q value of 4-6 can be achieved with 2 thin wire levels, higher Q>10 with thick wire on 2 last metal levels (Fig. 12). RF devices with cutoff frequency F_t of 100 GHz and noise figures NF_{min} of 0.7 dB, (Fig. 13, 14) are offered for RF CMOS circuits in wireless applications.

Conclusion

A modular process architecture has been presented for 0.13 μ m SOC applications. A modular device portfolio derived from a triple-gate-oxide process with up to 8 levels of Copper wiring with low-k dielectrics combined with analog features and dense embedded memories allows SOC to become mainstream.

Acknowledgment

The authors would like to thank all members of the LEAD Alliance and the IBM ASTC for their valuable support, U. Hodel, D. Siprak, R. Groves for RF characterization, W. Neumueller, B. Chen, J. Winnerl, Y. T. Loh, T.C. Chen for managerial support.

References

- (1) R. D. Goldblatt et al.: *A High Performance 0.13 μ m Copper BEOL Technology with Low-k Dielectric*, IITC 2000
 - (2) L.K. Han et al: *A Modular 0.13 μ m BULK CMOS Technology for High performance and Low Power Applications*, VLSI 2000, p. 12
 - (3) M. Armacost et al: *A High Reliability Metal Insulator Metal Capacitor for 0.18 μ m Copper Technology*, IEDM 2000, p. 157
- SiLK is a registered trademark of The Dow Chemical Company

Layer	Line (μm)	Space (μm)	Pitch (μm)
Isolation	0.16	0.18	0.34
N+/p+		0.64	
Gate	0.12	0.22	0.32
Contact	0.16	0.24 / 0.20	0.40/0.36
M1	0.16	0.16	0.32
Via	0.20	0.20	0.40
Mx	0.20	0.20	0.40
Via last	0.40	0.40	0.80
M last	0.40	0.40	0.80

Table 1: Key ground rules of 0.13 μm technology

Device	Standard	HighVt	LowVt	High performance	I/O	Analog	
Vdd (V)	1.2	1.2	1.2	1.2	2.5	3.3	2.5
Tox (Å)	22	22	22	18	52	52	
Ion (n/p) ($\mu\text{A}/\mu\text{m}$)	500/210	270/150	630/270	810/365	610/275	770/348	550/221
Ioff (n/p) (nA/ μm)	0.2/0.2	0.01/0.01	2/2	30/30	0.01/0.01	0.02/0.02	0.02/0.02
RO delay (ps)	18.5	29	14	10	32	41	47

Table 2: Modular device portfolio of 0.13 μm technology platform




Fig. 1: Modular device portfolio of 0.13 μm technology platform

Electromigration Data




Fig. 3: Comparison of electromigration between SILK and Oxide ILD

Level	Rule based proximity correction	Line end extensions	Mask
Isolation	Nested-isolated correction	anchors	COG
Gate	Nested-isolated correction	Flexible hammerheads dependent on 2D environment	PSM + Assist features
Contact	OPC for dense contacts		PSM
M1	Nested-isolated correction	Flexible hammerheads dependent on 2D environment	PSM

Table 3: OPC strategy for critical levels

BEOL Materials	SILK	Oxide
DSP Core speed (1.2V)	189MHz	153MHz
DSP Core speed (1.5V)	252Mhz	189Mhz




Fig. 4: Performance Comparison between SILK and Oxide ILD (simulation)



Fig. 2: SEM Cross-section



Fig. 5: Top down view of 8Mb SRAM chip




Fig. 6: Across-chip-linewidth-variation on gate level with and without sub-resolution assist features




Fig. 7: 2.28 μm^2 SRAM cell / Top-down view of gate and isolation level




Fig. 8: SRAM yield comparison between 2.48 μm^2 and 2.28 μm^2 (with elongated contacts) cells




Fig. 9: Elongated Contacts printed in resist




Fig. 10: MIM Capacitor in Passivation layer on top of last Cop-per level




Fig. 11: I-V characteristics of MIM Capacitors until dielectric break down at high voltage




Fig. 12: Frequency response of spiral inductors with 2 thin wire levels




Fig. 13: RF characterization of standard Vt NFET device




Fig. 14: Noise characterization of standard Vt device (NF min)

Conferences > 2001 Symposium on VLSI Techno... ?

A 0.13 /spl mu/m CMOS platform with Cu/low-k interconnects for system on chip applications

Publisher: IEEE

Cite This

PDF

T. Schiml ; S. Biesemans ; G. Brase ; L. Burrell ; A. Cowley ; K.C. Chen ; A. Von Ehre... All Authors

33

Paper

Citations

5

Patent

Citations

408

Full

Text Views

Alerts

Manage Content Alerts

Add to Citation Alerts

Abstract

Document

Sections

» Process

Flow/Device

Portfolio

» Copper

Interconnect

with Low-k

Dielectric

» Lithography

Optimization

» Embedded

Memory

» Mixed

Signal/analog/rf

Elements

Show Full Outline

Downl

PDF

Abstract:We describe an advanced 0.13 /spl mu/m CMOS technology platform optimized for density, performance, low power and analog/mixed signal applications. Up to 8 levels of copp... **View more**

► Metadata

Abstract:
We describe an advanced 0.13 /spl mu/m CMOS technology platform optimized for density, performance, low power and analog/mixed signal applications. Up to 8 levels of copper interconnect with the industry's first true low-k dielectric (SiLK, k=2.7) (Goldblatt et al., 2000) result in superior interconnect performance at aggressive pitches. A 2.28 /spl mu/m/sup 2/ SRAM cell is manufactured with high yield by introducing elongated local interconnects on the contact level without increasing process complexity. Trench based embedded DRAM is offered for large area memory. Modular analog devices as well as passive components like resistors, MIM capacitors and intrinsic inductors are integrated.

Published in: 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)

More Like This

MIM capacitor integration for mixed-signal/RF applications

IEEE Transactions on Electron Devices

Published: 2005

Integration and reliability of Cu-SiOC interconnect for ArF/90-nm node CMOS technology

IEEE Transactions on Electron Devices

Published: 2004

Show More

Authors

Figures

References

Citations

Keywords

Metrics

More Like This

Date of Conference: 12-14 June 2001 **INSPEC Accession Number:** 7074774**Date Added to IEEE Xplore:** 07 August 2002**DOI:** 10.1109/VLSIT.2001.934969**Publisher:** IEEE**Print ISBN:**4-89114-012-7**Conference Location:** Kyoto, Japan Contents

Process Flow/Device Portfolio



The process architecture is based on a standard CMOS process flow with STI, retrograde wells with In/Sb channels, dual workfunction Co-silicided gates, strong halo implants, Nitride spacers, W-contacts and Copper metallization with low-k dielectric [2]. Key ground-rules with minimum pitches of $0.32\mu\text{m}$ are shown in Table 1.

SOC technologies need to accommodate a wide range of device options integrated on a single chip. A modular triple gate oxide process allows optimization of high performance devices with low active power (18°), devices with low gate leakage (22°) and of I/O devices (52°) independently. All devices are derived from the standard V_1 logic transistor pair (1.2V , $22\text{\AA}$ gate oxide, RO delay = 18.5ps , $I_{\text{off}} < 0.2\text{nA}/\mu\text{m}$) that is used in core library books (Fig. 1). By adding optional masks Low V_t (RO delay = $14\text{ps}@1.2\text{V}$) and High V_t ($I_{\text{off}} < 10\text{pA}/\mu\text{m}$) devices are integrated to balance performance and off-state leakage current. Higher performance can be achieved at 1.5V operation with 22° devices. All devices fulfill the reliability specifications up to 1.6V supply voltage. Two different thick-oxide devices are offered in the platform: A high speed 2.5V I/O device is obtained by modifying the extension/halo implants. Analog devices with low back-bias sensitivity and improved Early-Voltage are implemented and can also be used for 3.3V I/O applications. An overview about the various devices is given in Table 2.

Copper Interconnect with Low-k Dielectric

The process platform offers the first true low-k dielectric/Copper metallization (Fig. 2) with up to 8 levels of interconnect at dense pitches ($M1 : 0.32\mu\text{m}$, $Mx : 0.40\mu\text{m}$). A spin-on low-k dielectric has been chosen as dielectric. The main challenges of mechanical stability and robustness with SiLK have been addressed. Reliability investigations show comparable electromigration data for SiLK relative to Oxide (Fig. 3): Careful selection of liner materials is necessary to provide good yield and reliability. The low-k dielectric provides up to 30% performance advantage compared to oxide based BEOL solutions: Fig. 4

shows simulated performance for a critical path of a synthesized DSP core. A speed increase from 153 Mhz (oxide) to 189 MHz can be achieved with low-k dielectric at 1.2V operation without special optimization of circuit for low-k.

Further challenges of the integration of low-k dielectric into BEOL have been addressed in the following areas:

- Optimizing the passivation stack to obtain good mechanical stability for wirebond.
- Dummy structures under bond pads to improve mechanical support.
- Naked Al fuses to allow fuse blow without damaging the low-k dielectric and without opening paths for oxygen and moisture ingress.

Thicker metal at 2x pitches is offered on upper levels to minimize resistance for long interconnect wires.

Functionality of a complex 8Mb SRAM product has been demonstrated in this 0.13 μm technology platform (Fig. 5).

Lithography Optimization

A 248nm lithography solution was developed for all critical levels by use of enhancement techniques including off-axis illumination, OPC, assist features, phase-shift masks with future migration to 193nm in manufacturing. A significant reduction of across-chip-linewidth-variation (ACLV $3\sigma < 10\text{nm}$) on the gate level has been achieved by applying sub-resolution assist features (Fig. 6). OPC strategy (Table 3) is centered on a rule-based approach including serifs and flexible hammerheads at line ends. On the contact level OPC is applied in this technology to allow printing of contacts at very tight pitches (0.36 μm) without sidelobes. Special optimization has been performed on the isolation level. By using a hardmask process and thinning the resist, a chrome-on-glass mask can be used to reduce cycle time from tapeout to first mask delivery.

Embedded Memory

The technology offers 2.48 μm^2 [2] and 2.28 μm^2 SRAM cells (Fig. 7). The smaller cell size can be obtained by using elongated bar features on the contact level as local interconnect. Yield equivalency is shown in Fig. 8. OPC optimization of the contact layer (Fig. 9) and adjusting contact etch and liner optimization were crucial to achieve high yield. A trench-based embedded DRAM architecture with a cell size of 0.31 μm^2 was integrated into the process flow. The modular approach results in identical device performance in the logic part.

Mixed Signal/analog/rf Elements

Compared to the 0.18 μm generation [3] the optional MIM Capacitor was moved up into the passivation layer to decouple the processing of the MIM stack from low-k integration (Fig. 10). A Si-oxide based dielectric material (35nm) was selected to support area capacitance of 1fF/ μm^2 without sacrificing reliability (Fig. 11). Various high precision resistors with sheet resistances between 75 Ohm/square and 1000 Ohm/square are formed with a salicide blocking mask. Intrinsic inductors are defined by the standard metallization options without adding any cost. By optimizing the designs a Q value of 4–6 can be achieved with 2 thin wire levels, higher Q > 10 with thick wire on 2 last metal levels (Fig. 12). RF devices with cutoff frequency Ft of 100 GHz and noise figures NF_{min} of 0.7 dB, (Fig. 13, 14) are offered for RF CMOS circuits in wireless applications.





Fig. 1:
Modular device portfolio of 0.13 μm technology platform

Table 1: Key ground rules of 0.13um technology

This image shows a blank white page. In the top-left corner, there is a small, dark, square icon that appears to be a document or a file symbol. The rest of the page is completely empty and white.

Table 2: Modular device portfolio of 0.13um technology platform







Fig. 2:
Sem cross-section

Table 3: OPC strategy for critical levels






Fig. 3:
Comparision of electromigration between silk and oxide ild




Fig. 4:
Performance comparison between silk and oxide ild (simulation)




Fig. 5:
Top down view of 8mb sram chip




Fig. 6:
Across-chip-linewidth-variation on gate level with and without sub-resolution assist features




Fig. 7:
2.28μm² sram cell/top-down view of gate and isolation level






Fig. 8:
Sram yield comparision between $2.48\mu\text{m}^2$ and $2.28\mu\text{m}^2$
(with elongated contacts) cells




Fig. 9:
Elongated contacts printed in resist





Fig. 10:
Mim capacitor in passivation layer on top of last copper
level






Fig. 11:
I-v characteristics of mim capacitors until dielectric
break down at high voltage




Fig. 12:
Frequency response of spiral inductors with 2 thin wire
levels




Fig. 13:
Rf characterization of standard vt nfet device




Fig. 14:
Noise characterization of standard vt device (nf min)

Conclusion

A modular process architecture has been presented for 0.13 μ m SOC applications. A modular device portfolio derived from a triple-gate-oxide process with up to 8 levels of Copper wiring with low-k dielectrics combined with analog features and dense embedded memories allows SOC to become mainstream.

ACKNOWLEDGMENT

The authors would like to thank all members of the LEAD Alliance and the IBM ASTC for their valuable support, U. Hodel, D. Siprak, R. Groves for RF characterization, W. Neumueller, B. Chen, J. Win-nerl, Y. T. Loh, T.C. Chen for managerial support.

Authors	▼
Figures	▼
References	▼
Citations	▼
Keywords	▼
Metrics	▼

VIEW PURCHASED
DOCUMENTS

PROFESSION AND
EDUCATION

TECHNICAL INTERESTS

WORLDWIDE: +1 732 981
0060

CONTACT & SUPPORT

About IEEE *Xplore* | Contact Us | Help | Accessibility | Terms of Use | Nondiscrimination Policy | IEEE Ethics Reporting  | Sitemap | IEEE Privacy Policy

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2022 IEEE - All rights reserved.

IEEE Account	Purchase Details	Profile Information	Need Help?
» Change Username/Password	» Payment Options	» Communications Preferences	» US & Canada: +1 800 678 4333
» Update Address	» Order History	» Profession and Education	» Worldwide: +1 732 981 0060
	» View Purchased Documents	» Technical Interests	» Contact & Support

About IEEE *Xplore* | Contact Us | Help | Accessibility | Terms of Use | Nondiscrimination Policy | Sitemap | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2022 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.