

2008 Symposium on VLSI Technology

**Honolulu, HI
17-19 June 2008**



**IEEE Catalog Number: CFP08VTS-PRT
ISBN 13: 978-1-4244-1802-2**

Google Exhibit 1094
Google v. Singular



3 0269 0233207.

IEEE
445 Hoes Lane
Piscataway, NJ 08854-4141

2008 Symposium on VLSI Technology

**Honolulu, HI
17-19 June 2008**

**SEMATECH
LIBRARY**



**IEEE Catalog Number:
ISBN 13:**

**CFP08VTS-PRT
978-1-4244-1802-2**

**SUNY INSTITUTE OF TECHNOLOGY
AT UTICA/ROME - LIBRARY**

**Copyright © 2008 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: CFP08VTS-PRT

ISBN 13: 978-1-4244-1802-2

ISSN: 90-655131

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854

Phone: (800) 678-IEEE
(732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

Table of Contents

Has the Sun Finally Risen on Photovoltaics?	1
<i>Mark R. Pinto</i>	
Silicon Smart Microchips for Intelligent Sensing	5
<i>M. Ishida, T. Kawano, H. Takao, K. Sawada</i>	
FinFET Performance Advantage at 22nm: An AC perspective	9
<i>M. Guillorn, J. Chang, A. Bryant, N. Fuller, O. Dokumaci, X. Wang, J. Newbury, K. Babich, J. Ott, B. Haran, R. Yu, C. Lavoie, D. Klaus, Y. Zhang, E. Sikorski, W. Graham, B. To, M. Lofaro, J. Tornello, D. Koli, B. Yang, A. Pyzyna, D. Neumeyer, M. Khater, A. Yagishita, H. Kawasaki, W. Haensch</i>	
Flexible and Robust Capping-Metal Gate Integration Technology Enabling Multiple-VT CMOS in MuGFETs	11
<i>A. Veloso, L. Witters, M. Demand, I. Ferain, N. J. Son, B. Kaczer, P. J. Roussel, E. Simoen, T. Kauerauf, C. Adelman, S. Brus, O. Richard, H. Bender, T. Conard, R. Vos, R. Rooyackers, S. Van Elshocht, N. Collaert, K. De Meyer, S. Biesemans, M. Jurczak</i>	
Novel Integration Process and Performances Analysis of Low Standby Power (LSTP) 3D Multi-Channel CMOSFET (MCFET) on SOI with Metal / High-K Gate Stack	13
<i>E. Bernard, T. Ernst, B. Guillaumot, N. Vulliet, V. Barral, V. Maffini-Alvaro, F. Andrieu, C. Vizios, Y. Campidelli, P. Gautier, J. M. Hartmann, R. Kies, V. Delaye, F. Aussenac, T. Poiroux, P. Coronel, A. Souifi, T. Skotnicki, S. Deleonibus</i>	
Three-Dimensional Stress Engineering in FinFETs for Mobility/On-Current Enhancement and Gate Current Reduction	15
<i>M. Saitoh, A. Kaneko, K. Okano, T. Kinoshita, S. Inaba, Y. Toyoshima, K. Uchida</i>	
Experimental Study of Single Source-Heterojunction MOS Transistors (SHOTS) under Quasi-Ballistic Transport	17
<i>T. Mizuno, Y. Moriyama, T. Tezuka, N. Sugiyama and S. Takagi</i>	
Advanced DSS MOSFET Technology for Ultrahigh Performance Applications	19
<i>M. Awano, H. Onoda, K. Miyashita, K. Adachi, Y. Kawase, K. Miyano, H. Yoshimura, T. Nakayama</i>	
A New Source/Drain Germanium-Enrichment Process Comprising Ge Deposition and Laser-Induced Local Melting and Recrystallization for P-FET Performance Enhancement	21
<i>F. Liu, H.-S. Wong, K.-W. Ang, M. Zhu, X. Wang, D. M.-Y. Lai, P.-C. Lim, B. L. H. Tan, S. Tripathy, S.-A. Oh, G. S. Samudra, N. Balasubramanian, Y.-C. Yeo</i>	
Novel and Cost-Efficient Single Metallic Silicide Integration Solution with Dual Schottky-Barrier Achieved by Aluminum Inter-Diffusion for FinFET CMOS Technology with Enhanced Performance	23
<i>R. T.-P. Lee, A. T.-Y. Koh, W.-W. Fang, K.-M. Tan, A. E.-J. Lim, T.-Y. Liow, S.-Y. Chow, A. M. Yong, H. S. Wong, G.-Q. Lo, G. S. Samudra, D.-Z. Chi, Y.-C. Yeo</i>	
Experimental Study of Mobility in [110]- and [100]-Directed Multiple Silicon Nanowire GAA MOSFETs on (100) SOI	25
<i>J. Chen, T. Saraya, K. Miyaji, K. Shimizu, T. Hiramoto</i>	
Performance Breakthrough in 8 nm Gate Length Gate-All-Around Nanowire Transistors Using Metallic Nanowire Contacts	27
<i>Y. Jiang, T. Y. Liow, N. Singh, L. H. Tan, G. Q. Lo, D. S. H. Chan, D. L. Kwong</i>	
5 nm Gate Length Nanowire-FETs and Planar UTB-FETs with Pure Germanium Source/Drain Stressors and Laser-Free Melt-Enhanced Dopant (MeltED) Diffusion and Activation Technique	29
<i>T.-Y. Liow, K.-M. Tan, R. T. P. Lee, M. Zhu, B. L.-H. Tan, G. S. Samudra, N. Balasubramanian, Y.-C. Yeo</i>	
TSNWFET for SRAM Cell Application: Performance Variation and Process Dependency	31
<i>S. D. Suk, Y. Y. Yeoh, M. Li, K. H. Yeo, S.-H. Kim, D.-W. Kim, D. Park, W.-S. Lee</i>	
Novel Vth Tuning Process for HfO2 CMOS with Oxygen-Doped TaCx	33
<i>W. Mizubayashi, K. Akiyama, W. Wang, M. Ikeda, K. Iwamoto, Y. Kamimuta, A. Hirano, H. Ota, T. Nabatame, A. Toriumi</i>	

Table of Contents

Novel Process to Pattern Selectively Dual Dielectric Capping Layers Using Soft-Mask Only	35
<i>T. Schram, S. Kubicek, E. Rohr, S. Brus, C. Vrancken, S.-Z. Chang, V.S. Chang, R. Mitsuhashi, Y. Okuno, A. Akheyar, H.-J. Cho, J.C. Hooker, V. Paraschiv, R. Vos, F. Sebai, M. Ercken, P. Kelkar, A. Delabie, C. Adelman, T. Witters, L.-A. Ragnarsson, C. Kerner, T. Chiarella, M. Aoulaiche, Moon-Ju Cho, T. Kauerau, K. De Meyer, A. Lauwers, T. Hoffmann, P.P. Absil, S. Biesemans</i>	
Single Metal/Single Dielectric Gate Stack Realizing Triple Effective Workfunction for Embedded Memory Application	37
<i>K. Manabe, K. Masuzaki, T. Ogura, T. Nakagawa, M. Saitoh, H. Sumamura, T. Tatsumi, H. Watanabe</i>	
Improved FET Characteristics by Laminate Design Optimization of Metal Gates - Guidelines for Optimizing Metal Gate Stack Structure	39
<i>M. Kadoshima, T. Matsuki, N. Mise, M. Sato, M. Hayashi, T. Aminaka, E. Kurosawa, M. Kitajima, S. Miyazaki, K. Shiraishi, T. Chikyo, K. Yamada, T. Aoyama, Y. Nara, Y. Ohji</i>	
Fundamentals and Extraction of Velocity Saturation in Sub-100nm (110)-Si and (100)-Ge	41
<i>L. Pantisano, L. Trojman, J. Mitard, B. DeJaeger, S. Severi, G. Eneman, G. Crupi, T. Hoffmann, I. Ferain, M. Meuris, M. Heyns</i>	
Fermi-Level Depinning in Metal/Ge Schottky Junction and Its Application to Metal Source/Drain Ge NMOSFET	43
<i>M. Kobayashi, A. Kinoshita, K. Saraswat, H.-S. P. Wong, Y. Nishi</i>	
The Effects of Ge Composition and Si Cap Thickness on Hot Carrier Reliability of Si/Si_{1-x}Ge_x/Si p-MOSFETs with High-K/Metal Gate	45
<i>W.-Y. Loh, P. Majhi, S.-H. Lee, J.-W. Oh, B. Sassman, C. Young, G. Bersuker, B.-J. Cho, C.-S. Park, C.-Y. Kang, P. Kirsch, B.-H. Lee, H. R. Harris, H.-H. Tseng, R. Jammy</i>	
Impact of Source-to-Channel Carrier Injection Properties on Device Performance of Sub-100nm Metal Source/Drain Ge-pMOSFETs	47
<i>H. Takeda, T. Yamamoto, T. Ikezawa, M. Kawada, S. Takagi, M. Hane</i>	
Low VT Metal-Gate/High-k nMOSFETs - PBTI Dependence and VT Tune-Ability on La/Dy-Capping Layer Locations and Laser Annealing Conditions	49
<i>S. Z. Chang, T. Y. Hoffmann, H. Y. Yu, M. Aoulaiche, E. Rohr, C. Adelman, B. Kaczer, A. Delabie, P. Favia, S. Van Elshocht, S. Kubicek, T. Scharm, T. Witters, L.-A. Ragnarsson, X. P. Wang, H.-J. Cho, M. Mueller, T. Chiarella, P. Absil, S. Biesemans</i>	
Impact of the Different Nature of Interface Defect States on the NBTI and 1/f Noise of High-k / Metal Gate pMOSFETs between (100) and (110) Crystal Orientations	51
<i>M. Sato, Y. Sugita, T. Aoyama, Y. Nara, Y. Ohji</i>	
Physical Understanding of the Reliability Improvement of Dual High-k CMOSFETs with the Fifth Element Incorporation into HfSiON Gate Dielectrics	53
<i>M. Sato, N. Umezawa, N. Mise, S. Kamiyama, M. Kadoshima, T. Morooka, T. Adachi, T. Chikyo, K. Yamabe, K. Shiraishi, S. Miyazaki, A. Uedono, K. Yamada, T. Aoyama, T. Eimori, Y. Nara, Y. Ohji</i>	
Guidelines to Improve Mobility Performances and BTI Reliability of Advanced High-K/Metal Gate Stacks	55
<i>X. Garros, M. Cassé, G. Reimbold, F. Martin, C. Leroux, A. Fanton, O. Renault, V. Cosnier, F. Boulanger</i>	
Electron Trapping: An Unexpected Mechanism of NBTI and Its Implications	57
<i>J. P. Campbell, K. P. Cheung, J. S. Suehle, A. Oates</i>	
Id Fluctuations by Stochastic Single-Hole Trappings in High-k Dielectric p-MOSFETs	59
<i>S. Kobayashi, M. Saitoh, K. Uchida</i>	
Roles of Oxygen Vacancy in HfO₂/Ultra-Thin SiO₂ Gate Stacks - Comprehensive Understanding of VFB Roll-Off	61
<i>K. Akiyama, W. Wang, W. Mizubayashi, M. Ikeda, H. Ota, T. Nabatame, A. Toriumi</i>	

Table of Contents

Mechanisms Limiting EOT Scaling and Gate Leakage Currents of High-k/Metal Gate Stacks Directly on SiGe and a Method to Enable sub-1nm EOT	63
<i>J. Huang, P. D. Kirsch, J. Oh, S.H. Lee, J. Price, P. Majhi, H.R. Harris, D. C. Gilmer, D. Q. Kelly, P. Sivasubramani, G. Bersuker, D. Heh, C. Young, C.S. Park, Y. N. Tan, N. Goel, C. Park, P.Y. Hung, P. Lysaght, K. J. Choi, B. J. Cho, H.-H. Tseng, B. H. Lee, R. Jammy</i>	
Fully Integrated and Functioned 44nm DRAM Technology for 1GB DRAM	65
<i>Hyunjin Lee, Dae-Young Kim, Bong-Ho Choi, Gyu-Seong Cho, Sung-Woong Chung, Wan-Soo Kim, Myoung-Sik Chang, Young-Sik Kim, Junki Kim, Tae-Kyun Kim, Hyung-Hwan Kim, Hae-Jung Lee, Han-Sang Song, Sung-Kye Park, Jin-Woong Kim, Sung-Joo Hong, Sung-Wook Park</i>	
A Cost Effective 32nm High-K/Metal Gate CMOS Technology for Low Power Applications with Single-Metal/Gate-First Process.....	67
<i>X. Chen, S. Samavedam, V. Narayanan, K. Stein, C. Hobbs, C. Baiocco, W. Li, D. Jaeger, M. Zaleski, H. S. Yang, N. Kim, Y. Lee, D. Zhang, L. Kang, J. Chen H. Zhuang, A. Sheikh, J. Wallner, M. Aquilino, J. Han, Z. Jin, J. Li, G. Massey, S. Kalpat, R. Jha, N. Moumen, R. Mo, S. Kirshnan, X. Wang, M. Chudzik, M. Chowdhury, D. Nair, C. Reddy, Y. W. Teh, C. Kothandaraman, D. Coolbaugh, S. Pandey, D. Tekleab, A. Thean, M. Sherony, C. Lage, J. Sudijono, R. Lindsay, J. H. Ku, M. Khare, A. Steegen</i>	
Variability Aware Modeling and Characterization in Standard Cell in 45 nm CMOS with Stress Enhancement Technique.....	69
<i>H. Aikawa, E. Morifuji, T. Sanuki, T. Sawada, S. Kyoh, A. Sakata, M. Ohta, H. Yoshimura, T. Nakayama, M. Iwai, F. Matsuoka</i>	
A Scaled Floating Body Cell (FBC) Memory with High-k+Metal Gate on Thin-Silicon and Thin-BOX for 16-nm Technology Node and Beyond.....	71
<i>I. Ban, U. E. Avci, D. L. Kencke, P. L. D. Chang</i>	
On the Dynamic Resistance and Reliability of Phase Change Memory.....	73
<i>B. Rajendran, M.-H. Lee, M. Breitwisch, G. W. Burr, Y.-H. Shih, R. Cheek, A. Schrott, C.-F. Chen, M. Lamorey, E. Joseph, Y. Zhu, R. Dasaka, P. L. Flaitz, F. H. Baumann, H.-L. Lung, C. Lam</i>	
10.2 Two-Bit Cell Operation in Diode-Switch Phase Change Memory Cells with 90nm Technology.....	75
<i>D.-H. Kang, J.-H. Lee, J. H. Kong, D. Ha, J. Yu, C. Y. Um, J. H. Park, F. Yeung, J. H. Kim, W. I. Park, Y. J. Jeon, M. K. Lee, J. H. Park, Y. J. Song, J. H. Oh, G. T. Jeong and H. S. Jeong</i>	
10.3 A Unified Physical Model of Switching Behavior in Oxide-Based RRAM.....	77
<i>N. Xu, B. Gao, L. F. Liu, B. Sun, X. Y. Liu, R. Q. Han, J. F. Kang and B. Yu</i>	
10.4 An Endurance-Free Ferroelectric Random Access Memory as a Non-Volatile RAM	79
<i>D. J. Jung, W. S. Ahn, Y. K. Hong, H. H. Kim, Y. M. Kang, J. Y. Kang, E. S. Lee, H. K. Ko, S. Y. Kim, W. W. Jung, J. H. Kim, S. K. Kang, J. Y. Jung, H. S. Kim, D. Y. Choi, S. Y. Lee, K. H. A, C. Wei and H. S. Jeong</i>	
11.1 A New Direct Low-k/Cu Dual Damascene (DD) Contact Lines for Low-loss (LL) CMOS Device Platforms	81
<i>J. Kawahara, M. Ueki, M. Tagami, K. Yako, H. Yamamoto, F. Ito, H. Nagase, S. Saito, N. Furutake, T. Onodera, T. Takeuchi, H. Nakamura, K. Arita, K. Motoyama, E. Nakazawa, K. Fujii, M. Sekine, N. Okada and Y. Hayashi</i>	
11.2 A Novel CVD-SiBCN Low-K Spacer Technology for High-Speed Applications.....	83
<i>C. H. Ko, T. M. Kuan, K. Zhang, G. Tsai, S. M. Seutter, C. H. Wu, T. J. Wang, C. N. Ye, H. W. Chen, C. H. Ge, K. H. Wu and W. C. Lee</i>	
11.3 A Proposal of New Concept Milli-Second Annealing: Flexibly-Shaped-Pulse Flash Lamp Annealing (FSP-FLA) for Fabrication of Ultra Shallow Junction with Improvement of Metal Gate High-k CMOS Performance.....	85
<i>T. Onizawa, S. Kato, T. Aoyama, Y. Nara and Y. Ohji</i>	
11.4 Steep Channel & Halo Profiles Utilizing Boron-Diffusion-Barrier Layers (Si:C) for 32 nm Node and Beyond	87
<i>A. Hokazono, H. Itokawa, N. Kusunoki, I. Mizushima, S. Inaba, S. Kawanaka and Y. Toyoshima</i>	

Table of Contents

12.1 Scaling Evaluation of BE-SONOS NAND Flash Beyond 20 nm	89
<i>H.-T. Lue, T.-H. Hsu, S. C. Lai, Y. H. Hsiao, W. C. Peng, C. W. Liao, Y. F. Huang, S. P. Hong, M. T. Wu, F. H. Hsu, N. Z. Lien, S. Y. Wang, L. W. Yang, T. Yang, K. C. Chen, K. Y. Hsieh, R. Liu and C.-Y. Lu</i>	
12.2 Highly Scalable NAND Flash Memory with Robust Immunity to Program Disturbance Using Symmetric Inversion-Type Source and Drain Structure	91
<i>C.-H. Lee, J. Choi, Y. Park, C. Kang, B.-I. Choi, H. Kim, H. Oh and W.-S. Lee</i>	
12.3 Vertical Structure NAND Flash Array Integration with Paired FinFET Multi-Bit Scheme for High-Density NAND Flash Memory Application	93
<i>J.-M. Koo, T.-E. Yoon, T. Lee, S. Byun, Y.-G. Jin, W. Kim, S. Kim, J. Park, J. Cho, J.-D. Choe, C.-H. Lee, J. J. Lee, J.-W. Han, Y. Kang, S. Park, B. Kwon, Y.-J. Jung, I. Yoo and Y. Park</i>	
12.4 Novel 3-D Structure for Ultra High Density Flash Memory with VRAT (Vertical-Recess-Array-Transistor) and PIPE (Planarized Integration on the same PlanE)	95
<i>J. Kim, A. J. Hong, M. Ogawa, S. Ma, E. B. Song, Y.-S. Lin, J. Han, U.-I. Chung and K. L. Wang</i>	
13.1 Channel-Stress Study on Gate-Size Effects for Damascene-Gate pMOSFETs with Top-Cut Compressive Stress Liner and eSiGe	97
<i>S. Mayuzumi, S. Yamakawa, D. Kosemura, M. Takei, J. Wang, T. Ando, Y. Tateshita, M. Tsukamoto, H. Wakabayashi, T. Ohno, A. Ogura and N. Nagashima</i>	
13.2 45nm High-k + Metal Gate Strain-Enhanced Transistors	99
<i>C. Auth, A. Cappellani, J.-S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T. Glassman, M. Harper, M. Hattendorf, P. Hentges, S. Jaloviar, S. Joshi, J. Klaus, K. Kuhn, D. Lavric, M. Lu, H. Mariappan, K. Mistry, B. Norris, N. Rahhal-Orabi, P. Ranade, J. S</i>	
13.3 Strain Enhanced Low-VT CMOS featuring La/Al-Doped HfSiO/TaC and 10ps Inverter Delay	101
<i>S. Kubicek, T. Schram, E. Rohr, V. Paraschiv, R. Vos, M. Demand, C. Adelman, T. Witters, L. Nyns, A. Delabie, L.-Å. Ragnarsson, T. Chiarella, C. Kerner, A. Mercha, B. Parvais, M. Aoulaiche, C. Ortolland, H. Yu, A. Veloso, L. Witters, R. Singanamalla, T. Kauerauf, S. Brus, C. Vrancken, V.S.Chang, S-Z.Chang, R.Mitsubishi, Y.Okuno, A.Akheyar, H.-J.Cho, J.Hooker, B. J. O'Sullivan, S.Van Elshocht, K.De Meyer, M.Jurczak, P.Absil, S.Biesemans and T.Hoffmann</i>	
13.4 Impact of Tantalum Composition in TaC/HfSiON Gate Stack on Device Performance of Aggressively Scaled CMOS Devices with SMT and Strained CESL	103
<i>M. Goto, K. Tatsumura, S. Kawanaka, K. Nakajima, R. Ichihara, Y. Yoshimizu, H. Onoda, K. Nagatomo, T. Sasaki, T. Fukushima, A. Nomachi, S. Inumiya, H. Oguma, K. Miyashita, H. Harakawa, S. Inaba, T. Ishida, A. Azuma, T. Aoyama, M. Koyama, K. Eguchi and Y. Toyoshima</i>	
14.1 Embedded Split-Gate Flash Memory with Silicon Nanocrystals for 90nm and Beyond	105
<i>G. Chindalore, J. Yater, H. Gasquet, M. Suhail, S.-T. Kang, C. M. Hong, N. Ellis, G. Rinkenberger, J. Shen, M. Herrick, W. Malloch, R. Syzdek, K. Baker and K.-M. Chang</i>	
14.2 Gate-All-Around Single Silicon Nanowire MOSFET with 7 nm Width for SONOS NAND Flash Memory	107
<i>K. H. Yeo, K. H. Cho, M. Li, S. D. Suk, Y.-Y. Yeoh, M.-S. Kim, H. Bae, J.-M. Lee, S.-K. Sung, J. Seo, B. Park, D.-W. Kim, D. Park and W.-S. Lee</i>	
14.3 A Novel Junction-Free BE-SONOS NAND Flash	109
<i>H.-T. Lue, E.-K. Lai, Y. H. Hsiao, S. P. Hong, M. T. Wu, F. H. Hsu, N. Z. Lien, S. Y. Wang, L. W. Yang, T. Yang, K. C. Chen, K. Y. Hsieh, R. Liu and C.-Y. Lu</i>	
14.4 Enhanced Endurance of Dual-Bit SONOS NVM Cells Using the GIDL Read Method	111
<i>A. Padilla, S. Lee, D. Carlton and T.-J. K. Liu</i>	
15.1 Planar Bulk+ Technology Using TiN/Hf-Based Gate Stack for Low Power Applications	113
<i>G. Bidal, F. Boeuf, S. Denorme, N. Loubet, C. Laviron, F. Leverd, S. Barnola, T. Salvétat, V. Cosnier, F. Martin, M. Grosjean, P. Perreau, D. Chanemougame, S. Haendler, M. Marin, M. Rafik, D. Fleury, C. Leyris, L. Clement, M. Sellier, S. Monfray, J. Bougu</i>	

Table of Contents

15.2 High Performance Sub-35 nm Bulk CMOS with Hybrid Gate Structures of NMOS ; Dopant Confinement Layer (DCL) / PMOS ; Ni-FUSI by Using Flash Lamp Anneal (FLA) in Ni-Silicidation	115
<i>H. Ohta, K. Kawamura, H. Fukutome, M. Tajima, K. Okabe, K. Ikeda, K. Hosaka, Y. Momiyama, S. Satoh and T. Sugii</i>	
15.3 Cost-Effective Ni-Melt-FUSI Boosting 32-nm Node LSTP Transistors.....	117
<i>H. Fukutome, K. Kawamura, H. Ohta, K. Hosaka, T. Sakoda, Y. Morisaki and Y. Momiyama</i>	
15.4 Design and Demonstration of Very High-k ($k \sim 50$) HfO₂ for Ultra-Scaled Si CMOS	119
<i>S. Migita, Y. Watanabe, H. Ota, H. Ito, Y. Kamimuta, T. Nabatame and A. Toriumi</i>	
16.1 Analyses of 5sigma V_{th} Fluctuation in 65nm-MOSFETs Using Takeuchi Plot	121
<i>T. Tsunomura, A. Nishida, F. Yano, A. T. Putra, K. Takeuchi, S. Inaba, S. Kamohara, K. Terada, T. Hiramoto and T. Mogami</i>	
16.2 Reduction of V_{th} Variation by Work Function Optimization for 45-nm Node SRAM Cell.....	123
<i>G. Tsutsui, K. Tsunoda, N. Kariya, Y. Akiyama, T. Abe, S. Maruyama, T. Fukase, M. Suzuki, Y. Yamagata and K. Imai</i>	
16.3 45nm Low-Power CMOS SoC Technology with Aggressive Reduction of Random Variation for SRAM and Analog Transistors.....	125
<i>S. Ekbote, K. Benaissa, B. Obradovic, S. Liu, H. Shichijo, F. Hou, T. Blythe, T. W. Houston, S. Martin, R. Taylor, A. Singh, H. Yang and G. Baldwin</i>	
16.4 Understanding and Prediction of EWF Modulation Induced by Various Dopants in the Gate Stack for a Gate-First Integration Scheme	127
<i>X. P. Wang, H. Y. Yu, Y.-C. Yeo, M.-F. Li, S.-Z. Chang, H.-J. Cho, S. Kubicek, D. Wouters, G. Groeseneken and S. Biesemans</i>	
17.1 Smallest V_{th} Variability Achieved by Intrinsic Silicon on Thin BOX (SOTB) CMOS with Single Metal Gate.....	129
<i>Y. Morita, R. Tsuchiya, T. Ishigaki, N. Sugii, T. Iwamatsu, T. Ipposhi, H. Oda, Y. Inoue, K. Torii and S. Kimura</i>	
17.2 Selenium Co-Implantation and Segregation as a New Contact Technology for Nanoscale SOI N-FETs Featuring NiSi:C Formed on Silicon-Carbon (Si:C) Source/Drain Stressors.....	131
<i>H.-S. Wong, F.-Y. Liu, K.-W. Ang, S.-M. Koh, A. T.-Y. Koh, T.-Y. Liow, R. T.-P. Lee, A. E.-J. Lim, W.-W. Fang, M. Zhu, L. Chan, N. Balasubramaniam, G. Samudra and Y.-C. Yeo</i>	
17.3 Mobility of Strained and Unstrained Short Channel FD-SOI MOSFETs: New Insight by Magnetoresistance	133
<i>M. Cassé, F. Rochette, N. Bhouri, F. Andrieu, D. K. Maude, M. Mouis, G. Reimbold and F. Boulanger</i>	
17.4 On Implementation of Embedded Phosphorus-Doped SiC Stressors in SOI nMOSFETs.....	135
<i>Z. Ren, G. Pei, J. Li, B. F. Yang, R. Takalkar, K. Chan, G. Xia, Z. Zhu, A. Madan, T. Pinto, T. Adam, J. Miller, A. Dube, L. Black, J. W. Weijtmans, B. Yang, E. Harley, A. Chakravarti, T. Kanarsky, R. Pal, I. Lauer, D.-G. Park and D. Sadana</i>	
18.1 A Designer Friendly 45nm High Performance Technology with In-Situ C-Doped e-SiGe & Dual Stress Liner in SRAM	137
<i>R. Khamankar, C. Bowen, H. Bu, D. Corum, I. Fujii, Y. Gu, B. Hornung, T. Kim, B. Kirkpatrick, K. Kirmse, A. Krishnan, C. Lin, L. Liu, T. Lowry, C. Montgomery, O. Olubuyide, S. Prins, D. Riley, S. Yu, J. Blatchford, C. Machala, C. O'Brien, G. Shinn and T. Grider</i>	
18.2 Higher Hole Mobility Induced by Twisted Direct Silicon Bonding (DSB).....	139
<i>M. Hamaguchi, H. Yin, K. L. Saenger, C. Y. Sung, R. Hasumi, R. Iijima, K. Ohuchi, Y. Takasu, J. A. Ott, H. Kang, M. Biscardi, J. Li, A. G. Domenicucci, Z. Zhu, P. Ronsheim, R. Zhang, N. Rovedo, H. Utomo, K. Fogel, J. P. de Souza, D. K. Sadana, M. Takayana</i>	
18.3 32nm Device Architecture Optimization for Critical Path Speed Improvement.....	141
<i>R. Gwoziecki, S. Kohler and F. Arnaud</i>	

Table of Contents

18.4 Strain Additivity in III-V Channels for CMOSFETs Beyond 22nm Technology Node	143
<i>S. Suthram, Y. Sun, P. Majhi, I. Ok, H. Kim, H. R. Harris, N. Goel, S. Parthasarathy, A. Koehler, T. Acosta, T. Nishida, H.-H. Tseng, W. Tsai, J. Lee, R. Jammy and S. E. Thompson</i>	
19.1 Laser-Annealed Junctions with Advanced CMOS Gate Stacks for 32nm Node: Perspectives on Device Performance and Manufacturability	145
<i>C. Ortolland, T. Noda, T. Chiarella, S. Kubicek, C. Kerner, W. Vandervorst, A. Opdebeeck, C. Vrancken, N. Horiguchi, M. De Potter, M. Aoulaiche, E. Rosseel, S. B. Felch, P. Absil, R. Schreutelkamp, S. Biesemans and T. Hoffmann</i>	
19.2 Advanced Junction Profile Design Scheme by Low-Temperature Millisecond Annealing and Co-Implant for High Performance CMOS	147
<i>K. Ikeda, T. Miyashita, T. Kubo, T. Yamamoto, T. Sukegawa, K. Okabe, H. Ohta, Y. S. Kim, H. Nagai, M. Nishikawa, Y. Shimamune, A. Hatada, Y. Hayami, K. Ohkoshi, N. Tamura, K. Sukegawa, H. Kurata, S. Satoh, M. Kase and T. Sugii</i>	
19.3 Low Vt Gate-First Al/TaN/[Ir3Si-HfSi2-x]/HfLaON CMOS Using Simple Laser Annealing/Reflection	149
<i>C. C. Liao, A. Chin, N. C. Su, M.-F. Li and S. J. Wang</i>	
19.4 Successful Enhancement of Metal Segregation at NiSi/Si Junction through Pre-Amorphization Technique	151
<i>Y. Nishi, Y. Tsuchiya, A. Kinoshita, A. Hokazono and J. Koga</i>	
20.1 New Global Shutter CMOS Imager with 2 Transistors per Pixel	153
<i>M. Funaki, T. Shimizu, S. Orihara, H. Kawanaka, M. Kurihara, H. Sato, N. Katsumata, M. Oikawa, J. Higuchi, K. Oe, R. Kuga, K. Maki and T. Nishibata</i>	
20.2 35-nm Gate-Length and Ultra Low-Voltage (0.45 V) Operation Bulk Thyristor-SRAM/DRAM (BT-RAM) Cell with Triple Selective Epitaxy Layers (TELS).....	155
<i>T. Sugizaki, M. Nakamura, M. Yanagita, M. Shinohara, T. Ikuta, T. Ohchi, K. Kugimiya, S. Kanda, K. Yagami and T. Oda</i>	
20.3 Band Offset FinFET-Based URAM (Unified-RAM) Built on SiC for Multi-Functioning NVM and Capacitorless 1T-DRAM.....	157
<i>J.-W. Han, S.-W. Ryu, S. Kim, C.-J. Kim, J.-H. Ahn, S.-J. Choi, K. J. Choi, B. J. Cho, J. S. Kim, K. H. Kim, G. S. Lee, J. S. Oh, M. H. Song, Y. C. Park, J. W. Kim and Y.-K. Choi</i>	
21.2 Integrated Wafer-Scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned-Carbon-Nanotube-Immune Logic Structures	159
<i>N. Patil, A. Lin, E. R. Myers, H.-S. P. Wong and S. Mitra</i>	
21.3 Performance Enhancement Schemes Featuring Lattice Mismatched S/D Stressors Concurrently Realized on CMOS Platform: e-SiGeSn S/D for pFETs by Sn+ Implant and SiC S/D for nFETs by C+ Implant	161
<i>G. H. Wang, E.-H. Toh, X. Wang, D. H. L. Seng, S. Tripathy, T. Osipowicz, T. K. Chan, G. Samudra and Y.-C. Yeo</i>	

A Cost Effective 32nm High-K/ Metal Gate CMOS Technology for Low Power Applications with Single-Metal/Gate-First Process

X. Chen, S. Samavedam¹, V. Narayanan, K. Stein, C. Hobbs¹, C. Baiocco, W. Li, D. Jaeger, M. Zaleski¹, H. S. Yang, N. Kim², Y. Lee, D. Zhang¹, L. Kang¹, J. Chen², H. Zhuang³, A. Sheikh, J. Wallner, M. Aquilino, J. Han¹, Z. Jin, J. Li, G. Massey, S. Kalpat, R. Jha, N. Moumen, R. Mo, S. Kirshnan, X. Wang, M. Chudzik, M. Chowdhury¹, D. Nair, C. Reddy¹, Y. W. Teh², C. Kothandaraman, D. Coolbaugh, S. Pandey², D. Tekleab², A. Thean¹, M. Sherony, C. Lage¹, J. Sudijono², R. Lindsay³, J. H. Ku⁴, M. Khare, A. Steegen
¹IBM Semiconductor Research and Development Center (SRDC), Hopewell Junction, NY 12533
²Freescale Semiconductor, ³Chartered Semiconductor Manufacturing, ⁴Infineon Technologies AG, ⁵Samsung Electronics Co., Ltd
 e-mail: chenxian@us.ibm.com

Abstract

For the first time, we have demonstrated a 32nm high-k/metal gate (HK-MG) low power CMOS platform technology with low standby leakage transistors and functional high-density SRAM with a cell size of $0.157 \mu\text{m}^2$. Record NMOS/PMOS drive currents of 1000/575 $\mu\text{A}/\mu\text{m}$, respectively, have been achieved at 1 nA/ μm off-current and 1.1V V_{dd} with a low cost process. With this high performance transistor, V_{dd} can be further scaled to 1.0V for active power reduction. Through aggressive EOT scaling and band-edge work-function metal gate stacks, appropriate V_{t} s and superior short channel control has been achieved for both NMOS and PMOS at $L_{\text{gate}}=30\text{nm}$. Compared to SiON-Poly, 30% RO delay reduction has been demonstrated with HK-MG devices. 40% V_{t} mismatch reduction has been shown with the T_{inv} scaling. Furthermore, it has been shown that the $1/f$ noise and transistor reliability exceed the technology requirements.

Introduction

Fast growing mobile applications require low power CMOS technology that can offer enhanced performance, low standby power and active power without increasing the cost [1]. High-k metal gate is considered to be one of the most promising technology enabler for low power application to meet the above requirements [2]. One concern for HK-MG in low power application is the cost from dual metal gates [3, 4]. In this paper, we present a cost-effective low power 32nm technology with single-metal/gate-first process[5]. The use of Hf based high-k gate dielectrics allows us to maintain a low-gate leakage of $<0.1\text{A}/\text{cm}^2$ while continuing to provide substantial room for EOT scaling. The dramatic short-channel improvements with EOT-scaling enable us to scale L_{gate} down to 30nm. Moreover, the strong performance offered by HK-MG allow us to trade off some performance for a cost-balanced low-power technology, by foregoing embedded SiGe S/D stressor. V_{dd} of the core LSTP (low stand-by power) transistors has been scaled down to 1.0V for active power reduction. Furthermore, a low operating power (LOP) transistor is offered with the same gate stack as the LSTP transistor at reduced 0.8V V_{dd} (Table1). A HK-MG compatible programmable element, eFUSE, is offered for redundancy and chip-id applications.

Process Integration

LSTP and LOP core transistors are fabricated on the same chip with thick oxide I/O transistors using a dual-oxide process. As shown from TEM (Fig.1), 30nm transistors were fabricated with gate first high-k/metal gate process employing Hf-based high-k gate dielectrics and a thermally stable single metal with conventional Si capping layer. After gate stack patterning and etch, conventional spacer process and self-aligned implants were used. Less than 3% total process cost is added with HK-MG compared with Poly-SiON gate stack. Advanced millisecond-based RTA annealing has been implemented for shallow junction engineering to scale gate length to 30nm without any negative impact to the gate stack. Dopant optimization enabled eFUSE elements with high post-programmed resistance. A 1.2 NA/193 nm wet immersion lithography was used for critical levels to enable a 70% scaling of key ground rules from 45nm. Table 2 shows the key FEOL and BEOL ground rules and scaling factors from 45nm. BEOL is composed of 6 to 11 layers of copper metallization in ultra low-K ($k=2.4$) dielectric (Fig.2). Due to the increased effects of scaling on 1X (100nm pitch) wires, additional use of hierarchy is employed by the addition of 1.3X pitch intermediate wiring levels for lower resistance.

Device Characteristics and SRAM Cell

With high-k/metal gate, T_{inv} is reduced by more than 1 nm with same gate leakage as the SiON-poly gate stack (Fig.3). Leading edge NFET and PFET performance has been achieved in this 32nm technology due to T_{inv} scaling and optimized high-k/Si interface. High drive currents of 1000/575 $\mu\text{A}/\mu\text{m}$ (N/P) have been achieved at $I_{\text{off}}=1\text{nA}/\mu\text{m}$ and $V_{\text{dd}}=1.1\text{V}$ without additional stress engineering complexity and cost, such as e-SiGe process (Figs. 4, 5). With high drive capability, V_{dd} can be scaled down to 1V for the 32nm technology. One concern for 45nm to 32nm node scaling is the performance degradation from series resistance and stress loss due to gate pitch scaling [6]. With an optimized process, $<3\%$ (N) and 0% (P) performance degradation was observed with gate pitch scaling from 252 nm to 126 nm (Fig.6). Good subthreshold characteristics have been shown for both NFET and PFET with HK-MG stack (Fig.7). With effective band-edge work-function gate stacks, appropriate V_{t} and short channel control was achieved (Figs. 8, 9). Most importantly, EOT scaling has enabled L_{gate} scaling down to 30nm. Compared with SiON-poly, HK-MG devices shows less DIBL at same L_{gate} . The transistor performance at 0.8V operation (LOP) is also shown in Fig.10. Without an additional gate oxide [7] to maintain process simplicity, good LOP transistor performance ($I_{\text{on}}=700/340 \mu\text{A}/\mu\text{m}$ @ 100nA/ μm off-current) was achieved at $V_{\text{dd}}=0.8\text{V}$. HK-MG ac performance is shown in Fig.11. Compared with SiON-poly, 30% delay reduction has been demonstrated with HK-MG due to improved transistor DC performance and the L_{gate} scaling from 40nm (SiON-poly control) to 30nm (HK-MG).

Top-down SEM of a functional $0.157 \mu\text{m}^2$ SRAM cell is shown in Fig.12. Device widths and lengths have been scaled from the 45nm technology to achieve a high density SRAM cell. With a conventional SiON-gate stack, V_{t} mismatch would increase and degrade SRAM stability. However, due to aggressive T_{inv} reduction in this 32nm HK-MG low power technology, the mismatch is reduced 40% compared with SiON-poly gate stack (Fig.13), significantly improving SRAM operating voltage range. The butterfly curve of the $0.157 \mu\text{m}^2$ dense SRAM cell is shown in Fig. 14 and a static noise margin (SNM) of 250 mV is achieved.

Potential $1/f$ noise and reliability degradation have been critical concerns for the HK-MG devices. Impacts of HK-MG gate stack on $1/f$ noise have been examined and no degradation was observed compared with poly-SiON gate stack from previous node (Fig. 15). NBTI and PBTI were assessed for LTSP transistors. Both NFETs and PFETs meet the 10 year lifetime at $V_{\text{dd}}=1.2\text{V}$ after stress at 125°C (Fig. 16).

Conclusion

We have successfully demonstrated a cost-effective 32nm LSTP and LOP technology platform which uses a gate-first and single-metal HK-MG process with an effective band-edge work-function solution for both NFETs and PFETs. EOT scaling with HK-MG enables superior transistor performance with aggressive gate length scaling and a dense SRAM cell with good SNM. Good noise performance and reliability of HK-MG devices was also confirmed.

This work was performed at the IBM Microelectronics Div., Semiconductor Research & Development Center, Hopewell Junction, NY 12533. The authors would like to thank J. Jagannathan, P. Gilbert, G. Patton and T-C Chen for their support.

References:

- [1] T. Hook, IEDM 2006, p.701
- [2] ITRS 2005.
- [3] K. Mistry, IEDM2007, P. 247
- [4] H. Huang, IEDM2007, P. 285
- [5] M. Chudzik, VLSI2007, P.194
- [6] S. Wu, IEDM 2007, P. 263
- [7] E. Josse, IEDM 2006, p.693

Trans	LSTP	LOP	I/O
Vdd (V)	1.0	0.8	1.5/1.8
Lgate (nm)	30	30	150

Table 1: Key 32nm Transistors.




Fig.1: TEM of the Low power transistor with Lgate=30nm.

Rule	Pitch (nm)	Scaling factor from 45nm
Contacted Gate Pitch	126	70%
CA pitch	100	63%
N+/P+	56 (space)	70%
1X metal	100	71%
1.3X metal	130	New level
2X metal	200	71%

Table 2: Key Ground rule of this 32nm CMOS foundry technology.



Fig.2: SEM cross-section through BEOL wiring of SRAM. First 9 layers of copper metal are shown where 7 are in ULK dielectric.




Fig.3: Gate leakage versus Tinv which shows >10nm Tinv reduction with HK-MG at same gate leakage.




Fig.4: LSTP NFET I_{off} - I_{on} with 1000uA/um I_{on} at 1nA/um I_{off} and 1.1V V_{dd} .




Fig.9: Comparison of DIBL between HK-MG and Poly-SiON.




Fig.14: Measured output for the 0.157um² SRAM bit-cell with SNM 250mV.




Fig.5: LSTP PFET I_{off} - I_{on} with 575uA/um I_{on} at 1nA/um I_{off} and 1.1V V_{dd} .




Fig.10: I_{off} - I_{on} of the LOP transistors at 0.8V.




Fig.6: Transistor performance at different gate pitch.






Fig.11: 30% RO delay reduction with HK-MG at same Vdd and leakage.



(a)



(b)

Fig.15: Normalized gate input referred voltage noise for 32nm HK-MG technology compared with Poly-SiON gate stack for NFET (a) and PFET (b).




Fig.7: NFET and PFET I_d - V_g curve. SS is 90mV/dec for NFET and PFET.






Fig.12: Top-down SEM of a 0.157um² SRAM bit-cell.



(a)



(b)

Fig.16: NBTI (a) and PBTI (b) measurements of HK-MG wafer meet 10 year lifetime requirement.




Fig.8: V_{sat} roll-off characteristics of NFET and PFET.




Fig.13: V_t mismatch is reduced 40% with HK-MG due to Tinv scaling.