



## DECLARATION OF GORDON MACPHERSON

I, Gordon MacPherson, am over twenty-one (21) years of age. I have never been convicted of a felony, and I am fully competent to make this declaration. I declare the following to be true to the best of my knowledge, information and belief:

1. I am Director Board Governance & IP Operations of The Institute of Electrical and Electronics Engineers, Incorporated ("IEEE").
2. IEEE is a neutral third party in this dispute.
3. I am not being compensated for this declaration and IEEE is only being reimbursed for the cost of the article I am certifying.
4. Among my responsibilities as Director Board Governance & IP Operations, I act as a custodian of certain records for IEEE.
5. I make this declaration based on my personal knowledge and information contained in the business records of IEEE.
6. As part of its ordinary course of business, IEEE publishes and makes available technical articles and standards. These publications are made available for public download through the IEEE digital library, IEEE Xplore.
7. It is the regular practice of IEEE to publish articles and other writings including article abstracts and make them available to the public through IEEE Xplore. IEEE maintains copies of publications in the ordinary course of its regularly conducted activities.
8. The article below has been attached as Exhibit A to this declaration:

|    |                                                                                                                                                                                                                                    |
|----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A. | X. Chen et al.; "A cost effective 32nm high-K/ metal gate CMOS technology for low power applications with single-metal/gate-first process", published in 2008 Symposium on VLSI Technology, date of conference June 17 – 19, 2008. |
|----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

9. I obtained a copy of Exhibit A through IEEE Xplore, where it is maintained in the ordinary course of IEEE's business. Exhibit A is a true and correct copy of the Exhibit, as it existed on or about December 19, 2022.

|                                           |
|-------------------------------------------|
| Google Exhibit 1130<br>Google v. Singular |
|-------------------------------------------|

10. The article and abstract from IEEE Xplore shows the date of publication. IEEE Xplore populates this information using the metadata associated with the publication.
11. X. Chen et al.; "A cost effective 32nm high-K/ metal gate CMOS technology for low power applications with single-metal/gate-first process", published in 2008 Symposium on VLSI Technology, date of conference June 17 – 19, 2008. Copies of the conference proceedings were made available no later than the last day of the conference. The article is currently available for public download from the IEEE digital library, IEEE Xplore.
12. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001.

I declare under penalty of perjury that the foregoing statements are true and correct.

Executed on: 12/19/2022 \_\_\_\_\_

DocuSigned by:  
*Gordon Macpherson*  
E768DB210F4E4EF...

# EXHIBIT A

# A Cost Effective 32nm High-K/ Metal Gate CMOS Technology for Low Power Applications with Single-Metal/Gate-First Process

X. Chen, S. Samavedam<sup>1</sup>, V. Narayanan, K. Stein, C. Hobbs<sup>1</sup>, C. Baiocco, W. Li, D. Jaeger, M. Zaleski<sup>1</sup>, H. S. Yang, N. Kim<sup>2</sup>, Y. Lee, D. Zhang<sup>1</sup>, L. Kang<sup>1</sup>, J. Chen<sup>2</sup>, H. Zhuang<sup>3</sup>, A. Sheikh, J. Wallner, M. Aquilino, J. Han<sup>3</sup>, Z. Jin, J. Li, G. Massey, S. Kalpat, R. Jha, N. Moumen, R. Mo, S. Kirshnan, X. Wang, M. Chudzik, M. Chowdhury<sup>1</sup>, D. Nair, C. Reddy<sup>1</sup>, Y. W. Teh<sup>2</sup>, C. Kothandaraman, D. Coolbaugh, S. Pandey<sup>2</sup>, D. Tekleab<sup>2</sup>, A. Thean<sup>1</sup>, M. Sherony, C. Lage<sup>1</sup>, J. Sudijono<sup>2</sup>, R. Lindsay<sup>3</sup>, J. H. Ku<sup>4</sup>, M. Khare, A. Steegen  
IBM Semiconductor Research and Development Center (SRDC), Hopewell Junction, NY 12533  
<sup>1</sup>Freescale Semiconductor, <sup>2</sup>Chartered Semiconductor Manufacturing, <sup>3</sup>Infineon Technologies AG, <sup>4</sup>Samsung Electronics Co., Ltd  
e-mail: chenxian@us.ibm.com

## Abstract

For the first time, we have demonstrated a 32nm high-k/metal gate (HK-MG) low power CMOS platform technology with low standby leakage transistors and functional high-density SRAM with a cell size of 0.157  $\mu\text{m}^2$ . Record NMOS/PMOS drive currents of 1000/575  $\mu\text{A}/\mu\text{m}$ , respectively, have been achieved at 1 nA/ $\mu\text{m}$  off-current and 1.1V  $V_{\text{dd}}$  with a low cost process. With this high performance transistor,  $V_{\text{dd}}$  can be further scaled to 1.0V for active power reduction. Through aggressive EOT scaling and band-edge work-function metal gate stacks, appropriate  $V_{\text{t}}$ s and superior short channel control has been achieved for both NMOS and PMOS at  $L_{\text{gate}}=30\text{nm}$ . Compared to SiON-Poly, 30% RO delay reduction has been demonstrated with HK-MG devices. 40%  $V_{\text{t}}$  mismatch reduction has been shown with the Tinv scaling. Furthermore, it has been shown that the 1/f noise and transistor reliability exceed the technology requirements.

## Introduction

Fast growing mobile applications require low power CMOS technology that can offer enhanced performance, low standby power and active power without increasing the cost [1]. High-k metal gate is considered to be one of the most promising technology enabler for low power application to meet the above requirements [2]. One concern for HK-MG in low power application is the cost from dual metal gates [3, 4]. In this paper, we present a cost-effective low power 32nm technology with single-metal/gate-first process[5]. The use of Hf based high-k gate dielectrics allows us to maintain a low-gate leakage of  $<0.1\text{A}/\text{cm}^2$  while continuing to provide substantial room for EOT scaling. The dramatic short-channel improvements with EOT-scaling enable us to scale  $L_{\text{gate}}$  down to 30nm. Moreover, the strong performance offered by HK-MG allow us to trade off some performance for a cost-balanced low-power technology, by foregoing embedded SiGe S/D stressor.  $V_{\text{dd}}$  of the core LSTP (low stand-by power) transistors has been scaled down to 1.0V for active power reduction. Furthermore, a low operating power (LOP) transistor is offered with the same gate stack as the LSTP transistor at reduced 0.8V  $V_{\text{dd}}$  (Table1). A HK-MG compatible programmable element, eFUSE, is offered for redundancy and chip-id applications.

## Process Integration

LSTP and LOP core transistors are fabricated on the same chip with thick oxide I/O transistors using a dual-oxide process. As shown from TEM (Fig.1), 30nm transistors were fabricated with gate first high-k/metal gate process employing Hf-based high-k gate dielectrics and a thermally stable single metal with conventional Si capping layer. After gate stack patterning and etch, conventional spacer process and self-aligned implants were used. Less than 3% total process cost is added with HK-MG compared with Poly-SiON gate stack. Advanced millisecond-based RTA annealing has been implemented for shallow junction engineering to scale gate length to 30nm without any negative impact to the gate stack. Dopant optimization enabled eFUSE elements with high post-programmed resistance. A 1.2 NA/193 nm wet immersion lithography was used for critical levels to enable a 70% scaling of key ground rules from 45nm. Table 2 shows the key FEOL and BEOL ground rules and scaling factors from 45nm. BEOL is composed of 6 to 11 layers of copper metallization in ultra low-K ( $k=2.4$ ) dielectric (Fig.2). Due to the increased effects of scaling on 1X (100nm pitch) wires, additional use of hierarchy is employed by the addition of 1.3X pitch intermediate wiring levels for lower resistance.

## Device Characteristics and SRAM Cell

With high-k/metal gate, Tinv is reduced by more than 1 nm with same gate leakage as the SiON-poly gate stack (Fig.3). Leading edge NFET and PFET performance has been achieved in this 32nm technology due to Tinv scaling and optimized high-k/Si interface. High drive currents of 1000/575  $\mu\text{A}/\mu\text{m}$  (N/P) have been achieved at  $I_{\text{off}}=1\text{nA}/\mu\text{m}$  and  $V_{\text{dd}}=1.1\text{V}$  without additional stress engineering complexity and cost, such as e-SiGe process (Figs. 4, 5). With high drive capability,  $V_{\text{dd}}$  can be scaled down to 1V for the 32nm technology. One concern for 45nm to 32nm node scaling is the performance degradation from series resistance and stress loss due to gate pitch scaling [6]. With an optimized process,  $<3\%$  (N) and  $0\%$  (P) performance degradation was observed with gate pitch scaling from 252 nm to 126 nm (Fig.6). Good subthreshold characteristics have been shown for both NFET and PFET with HK-MG stack (Fig.7). With effective band-edge work-function gate stacks, appropriate  $V_{\text{t}}$  and short channel control was achieved (Figs. 8, 9). Most importantly, EOT scaling has enabled  $L_{\text{gate}}$  scaling down to 30nm. Compared with SiON-poly, HK-MG devices shows less DIBL at same  $L_{\text{gate}}$ . The transistor performance at 0.8V operation (LOP) is also shown in Fig.10. Without an additional gate oxide [7] to maintain process simplicity, good LOP transistor performance ( $I_{\text{on}}=700/340 \mu\text{A}/\mu\text{m}$  @ 100nA/ $\mu\text{m}$  off-current) was achieved at  $V_{\text{dd}}=0.8\text{V}$ . HK-MG ac performance is shown in Fig.11. Compared with SiON-poly, 30% delay reduction has been demonstrated with HK-MG due to improved transistor DC performance and the  $L_{\text{gate}}$  scaling from 40nm (SiON-poly control) to 30nm (HK-MG).

Top-down SEM of a functional 0.157  $\mu\text{m}^2$  SRAM cell is shown in Fig.12. Device widths and lengths have been scaled from the 45nm technology to achieve a high density SRAM cell. With a conventional SiON-gate stack,  $V_{\text{t}}$  mismatch would increase and degrade SRAM stability. However, due to aggressive Tinv reduction in this 32nm HK-MG low power technology, the mismatch is reduced 40% compared with SiON-poly gate stack (Fig.13), significantly improving SRAM operating voltage range. The butterfly curve of the 0.157 $\mu\text{m}^2$  dense SRAM cell is shown in Fig. 14 and a static noise margin (SNM) of 250 mV is achieved.

Potential 1/f noise and reliability degradation have been critical concerns for the HK-MG devices. Impacts of HK-MG gate stack on 1/f noise have been examined and no degradation was observed compared with poly-SiON gate stack from previous node (Fig. 15). NBTI and PBTI were assessed for LTSP transistors. Both NFETs and PFETs meet the 10 year lifetime at  $V_{\text{dd}}=1.2\text{V}$  after stress at 125 °C (Fig. 16).

## Conclusion

We have successfully demonstrated a cost-effective 32nm LSTP and LOP technology platform which uses a gate-first and single-metal HK-MG process with an effective band-edge work-function solution for both NFETs and PFETs. EOT scaling with HK-MG enables superior transistor performance with aggressive gate length scaling and a dense SRAM cell with good SNM. Good noise performance and reliability of HK-MG devices was also confirmed.

This work was performed at the IBM Microelectronics Div., Semiconductor Research & Development Center, Hopewell Junction, NY 12533. The authors would like to thank J. Jagannathan, P. Gilbert, G. Patton and T-C Chen for their support.

# References:

- [1] T. Hook, IEDM 2006, p.701
- [2] ITRS 2005.
- [3] K. Mistry, IEDM2007, P. 247
- [4] H. Huang, IEDM2007, P. 285
- [5] M. Chudzik, VLSI2007, P.194
- [6] S. Wu, IEDM 2007, P. 263
- [7] E. Josse, IEDM 2006, p.693

| Trans                  | LSTP | LOP | I/O     |
|------------------------|------|-----|---------|
| V <sub>dd</sub> (V)    | 1.0  | 0.8 | 1.5/1.8 |
| L <sub>gate</sub> (nm) | 30   | 30  | 150     |

**Table 1:** Key 32nm Transistors.




**Fig.1:** TEM of the Low power transistor with L<sub>gate</sub>=30nm.

| Rule                 | Pitch (nm) | Scaling factor from 45nm |
|----------------------|------------|--------------------------|
| Contacted Gate Pitch | 126        | 70%                      |
| CA pitch             | 100        | 63%                      |
| N+/P+                | 56 (space) | 70%                      |
| 1X metal             | 100        | 71%                      |
| 1.3X metal           | 130        | New level                |
| 2X metal             | 200        | 71%                      |

**Table 2:** Key Ground rule of this 32nm CMOS foundry technology.




**Fig.2:** SEM cross-section through BEOL wiring of SRAM. First 9 layers of copper metal are shown where 7 are in ULK dielectric.




**Fig.3:** Gate leakage versus T<sub>inv</sub> which shows >10nm T<sub>inv</sub> reduction with HK-MG at same gate leakage.




**Fig.4:** LSTP NFET I<sub>off</sub>-I<sub>on</sub> with 1000uA/um I<sub>on</sub> at 1nA/um I<sub>off</sub> and 1.1V V<sub>dd</sub>.




**Fig.5:** LSTP PFET I<sub>off</sub>-I<sub>on</sub> with 575uA/um I<sub>on</sub> at 1nA/um I<sub>off</sub> and 1.1V V<sub>dd</sub>.




**Fig.6:** Transistor performance at different gate pitch.




**Fig.7:** NFET and PFET I<sub>d</sub>-V<sub>g</sub> curve. SS is 90mV/dec for NFET and PFET.




**Fig.8:** V<sub>i</sub> roll-off characteristics of NFET and PFET.




**Fig.9:** Comparison of DIBL between HK-MG and Poly-SiON.




**Fig.10:** I<sub>off</sub>-I<sub>on</sub> of the LOP transistors at 0.8V.




**Fig.11:** 30% RO delay reduction with HK-MG at same V<sub>dd</sub> and leakage.




**Fig.12:** Top-down SEM of a 0.157 um<sup>2</sup> SRAM bit-cell.




**Fig.13:** V<sub>t</sub> mismatch is reduced 40% with HK-MG due to T<sub>inv</sub> scaling.




**Fig.14:** Measured output for the 0.157um<sup>2</sup> SRAM bit-cell with SNM 250mV.





**Fig.15:** Normalized gate input referred voltage noise for 32nm HK-MG technology compared with Poly-SiON gate stack for NFET (a) and PFET (b).





**Fig.16:** NBTI (a) and PBTI (b) measurements of HK-MG wafer meet 10 year lifetime requirement.

Conferences > 2008 Symposium on VLSI Techno... ?

# A cost effective 32nm high-K/ metal gate CMOS technology for low power applications with single-metal/gate-first process

Publisher: IEEE Cite This PDF

X. Chen ; S. Samavedam ; V. Narayanan ; K. Stein ; C. Hobbs ; C. Baiocco ; W. Li ; ... All Authors

55 Paper Citations 12 Patent Citations 2252 Full Text Views

Alerts Manage Content Alerts Add to Citation Alerts

More Like This Whole-chip ESD protection strategy for CMOS integrated circuits in nanotechnology Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516) Published: 2001 Three dimensional CMOS integrated circuits on large grain polysilicon films International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138) Published: 2000 Show More

Abstract Document Sections Introduction Process Integration Device Characteristics and SRAM Cell Conclusion

Abstract:For the first time, we have demonstrated a 32nm high-k/metal gate (HK-MG) low power CMOS platform technology with low standby leakage transistors and functional high-dens... View more Metadata Abstract: For the first time, we have demonstrated a 32nm high-k/metal gate (HK-MG) low power CMOS platform technology with low standby leakage transistors and functional high-density SRAM with a cell size of 0.157 μm<sup>2</sup>. Record NMOS/PMOS drive currents of 1000/575 μA/μm, respectively, have been achieved at 1 nA/μm off-current and 1.1V V<sub>dd</sub> with a low cost process. With this high performance transistor, V<sub>dd</sub> can be further scaled to 1.0V for active power reduction. Through aggressive EOT scaling and band-edge work-function metal gate stacks, appropriate V<sub>t</sub>s and superior short channel control has been achieved for both NMOS and PMOS at L<sub>gate</sub> = 30nm. Compared to SiON-Poly, 30% RO delay reduction has been demonstrated with HK-MG devices. 40% V<sub>t</sub> mismatch reduction has been shown with the T<sub>inv</sub> scaling. Furthermore, it has been shown that the 1/f noise and transistor reliability exceed the technology requirements.

Authors Figures References Citations Keywords

**Published in:** 2008 Symposium on VLSI Technology

**Date of Conference:** 17-19 June 2008 **INSPEC Accession Number:** 10140367

**Date Added to IEEE Xplore:** 05 August 2008 **DOI:** 10.1109/VLSIT.2008.4588573

**► ISBN Information:** **Publisher:** IEEE

**► ISSN Information:** **Conference Location:** Honolulu, HI, USA

 Contents

Introduction

Fast growing mobile applications require low power CMOS technology that can offer enhanced performance, low standby power and active power without increasing the cost [1]. High-k metal gate is considered to be one of the most promising technology enabler for low power application to meet the above requirements [2]. One concern for HK-MG in low power application is the cost from dual metal gates [3], [4]. In this paper, we present a cost-effective low power 32nm technology with single-metallgate-first process[5]. The use of Hf based high-k gate dielectrics allows us to maintain a low gate leakage of while continuing to provide substantial improvement in EOT scaling. The dramatic short-channel improvements with EOT-scaling enable us to scale down to 30nm. Moreover, the strong performance offered by HK-MG allow us to trade off some performance for a cost-balanced low-power technology, by foregoing embedded SiGe S/D stressor. of the core LSTP (low standby power) transistors has been scaled down to 1.0V for active power reduction. Furthermore, a low operating power (LOP) transistor is offered with the same gate stack as the LSTP transistor at reduced (Table1). A HK-MG compatible programmable element, eFUSE, is offered for redundancy and chip-id applications.

|            |   |
|------------|---|
| Authors    | ▼ |
| Figures    | ▼ |
| References | ▼ |
| Citations  | ▼ |
| Keywords   | ▼ |
| Metrics    | ▼ |

VIEW PURCHASED DOCUMENTS

PROFESSION AND EDUCATION

TECHNICAL INTERESTS

WORLDWIDE: +1 732 981 0060

CONTACT & SUPPORT

About IEEE *Xplore* | Contact Us | Help | Accessibility | Terms of Use | Nondiscrimination Policy | IEEE Ethics Reporting  | Sitemap | IEEE Privacy Policy

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2022 IEEE - All rights reserved.

- | IEEE Account               | Purchase Details           | Profile Information          | Need Help?                                |
|----------------------------|----------------------------|------------------------------|-------------------------------------------|
| » Change Username/Password | » Payment Options          | » Communications Preferences | » <b>US &amp; Canada:</b> +1 800 678 4333 |
| » Update Address           | » Order History            | » Profession and Education   | » <b>Worldwide:</b> +1 732 981 0060       |
|                            | » View Purchased Documents | » Technical Interests        | » Contact & Support                       |

About IEEE *Xplore* | Contact Us | Help | Accessibility | Terms of Use | Nondiscrimination Policy | Sitemap | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2022 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.