

(12) **United States Patent**
Kuo et al.

(10) **Patent No.:** **US 9,166,053 B2**
(45) **Date of Patent:** **Oct. 20, 2015**

(54) **FINFET DEVICE INCLUDING A STEPPED PROFILE STRUCTURE**

USPC 257/365, E21.421
See application file for complete search history.

(71) Applicant: **Taiwan Semiconductor Manufacturing Company, Ltd.**, Hsin-Chu (TW)

(56) **References Cited**

(72) Inventors: **Chih-Wei Kuo**, Tainan (TW);
Yuan-Shun Chao, Zhubei (TW);
Hou-Yu Chen, Zhubei (TW);
Shyh-Horng Yang, Hsinchu (TW)

U.S. PATENT DOCUMENTS

(73) Assignee: **Taiwan Semiconductor Manufacturing Company, Ltd.**, Hsin-Chu (TW)

2002/0113277	A1 *	8/2002	Mehrotra et al.	257/401
2006/0175669	A1 *	8/2006	Kim et al.	257/401
2007/0134884	A1 *	6/2007	Kim et al.	438/424
2008/0296667	A1 *	12/2008	Mikasa	257/327
2009/0020792	A1 *	1/2009	Rios et al.	257/288
2009/0026543	A1 *	1/2009	Yang	257/365
2009/0206374	A1 *	8/2009	Anderson et al.	257/270
2009/0315112	A1 *	12/2009	Lee	257/355
2011/0193141	A1 *	8/2011	Lin et al.	257/255
2012/0146157	A1 *	6/2012	Baumgartner et al.	257/401
2013/0193513	A1 *	8/2013	Bryant et al.	257/347

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 56 days.

* cited by examiner

(21) Appl. No.: **13/774,724**

(22) Filed: **Feb. 22, 2013**

Primary Examiner — Victor A Mandala

Assistant Examiner — Regan J Rundio

(65) **Prior Publication Data**

US 2014/0239393 A1 Aug. 28, 2014

(74) *Attorney, Agent, or Firm* — Haynes and Boone, LLP

(51) **Int. Cl.**
H01L 29/78 (2006.01)
H01L 29/66 (2006.01)
H01L 21/8234 (2006.01)



(57) **ABSTRACT**

(52) **U.S. Cl.**
CPC **H01L 29/7856** (2013.01); **H01L 21/823431** (2013.01); **H01L 21/823437** (2013.01); **H01L 29/6681** (2013.01); **H01L 29/66795** (2013.01); **H01L 29/785** (2013.01); **H01L 29/7851** (2013.01)

A FinFET device and a method for fabricating a FinFET device is disclosed. An exemplary FinFET device includes a substrate including a fin structure, the fin structure including a first and a second fin. The FinFET device further includes a shallow trench isolation (STI) feature disposed on the substrate and between the first and the second fins. The FinFET device further includes a gate dielectric disposed on the first and the second fins. The FinFET device further includes a gate structure disposed on the gate dielectric. The gate structure traverses the first fin, the second fin, and the STI feature between the first fin and the second fin and has a longitudinal stepped profile.

(58) **Field of Classification Search**
CPC H01L 29/66795; H01L 29/785; H01L 29/42384; H01L 29/7856; H01L 29/66545; H01L 21/845; H01L 21/823821; H01L 21/823431; H01L 27/0924; H01L 27/1211

20 Claims, 11 Drawing Sheets






FIG. 1




FIG. 2B

FIG. 2A




FIG. 2C

200







FIG. 3A




FIG. 3B

200




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 4A




FIG. 4B

200




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E

200




FIG. 6C




FIG. 6D




FIG. 6E




FIG. 6A




FIG. 6B

200




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 7E

200




FIG. 8C




FIG. 8D




FIG. 8E




FIG. 8A




FIG. 8B

200




FIG. 9C




FIG. 9D




FIG. 9E




FIG. 9A




FIG. 9B

200




FIG. 10C




FIG. 10D




FIG. 10E




FIG. 10A




FIG. 10B




FIG. 11C




FIG. 11D




FIG. 11E




FIG. 11A




FIG. 11B

1

FINFET DEVICE INCLUDING A STEPPED PROFILE STRUCTURE

BACKGROUND

The semiconductor integrated circuit (IC) industry has experienced rapid growth. In the course of the IC evolution, functional density (i.e., the number of interconnected devices per chip area) has generally increased while geometry size (i.e., the smallest component (or line) that can be created using a fabrication process) has decreased. This scaling down process generally provides benefits by increasing production efficiency and lowering associated costs. Such scaling down has also increased the complexity of processing and manufacturing ICs and, for these advances to be realized, similar developments in IC manufacturing are needed.

For example, as the semiconductor industry has progressed into nanometer technology process nodes in pursuit of higher device density, higher performance, and lower costs, challenges from both fabrication and design have resulted in the development of three-dimensional (3D) devices such a fin-like field effect transistors (FinFETs). Current methods of forming FinFET devices, however, fail to adequately provide FinFET devices that have uniform voltage thresholds in the channel region. Accordingly, although existing FinFET devices and methods of fabricating FinFET devices have been generally adequate for their intended purposes, they have not been entirely satisfactory in all respects.

BRIEF DESCRIPTION OF THE DRAWINGS

The present disclosure is best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale and are used for illustration purposes only. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIG. 1 is a flowchart illustrating a method of fabricating a semiconductor device according to various aspects of the present disclosure.

FIGS. 2A to 2C and 3A to 11A illustrate diagrammatic perspective views of one embodiment of a semiconductor device at various stages of fabrication, according to the method of FIG. 1.

FIGS. 3B to 11B illustrate diagrammatic cross-sectional top views of the semiconductor device, illustrated in FIGS. 3A to 11A, respectively.

FIGS. 3C, 3D, and 3E to 11C, 11D, and 11E illustrate diagrammatic cross-sectional side views of the semiconductor device, illustrated in FIGS. 3A to 11A, respectively.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the

2

various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. Also, the components disclosed herein may be arranged, combined, or configured in ways different from the exemplary embodiments shown herein without departing from the scope of the present disclosure. It is understood that those skilled in the art will be able to devise various equivalents that, although not explicitly described herein, embody the principles of the present invention.

Examples of devices that can benefit from one or more embodiments of the present application are semiconductor devices. Such a device, for example, is a fin-like field effect transistor (FinFET). The FinFET device, for example, may be a P-type metal-oxide-semiconductor (PMOS) FinFET device, an N-type metal-oxide-semiconductor (NMOS) FinFET device, or a complementary metal-oxide-semiconductor (CMOS) device. The following disclosure will continue with a FinFET device example to illustrate various embodiments of the present application. It is understood, however, that the application should not be limited to a particular type of device, except as specifically claimed.

With reference to FIGS. 1 and 2-11, a method 100 and a semiconductor device 200 are collectively described below.

FIG. 1 is a flow chart of a method 100 for fabricating an integrated circuit device according to various aspects of the present disclosure. In the present embodiment, the method 100 is for fabricating an integrated circuit device that includes a FinFET device. The method 100 begins at block 102 where a substrate is provided. At block 104, a fin structure is formed over the substrate. The formation of the fin structure may include patterning a mask layer, etching the semiconductor substrate using the mask layer to define the fin structure and forming shallow trench isolation (STI) features between each fin of the fin structure. Forming the STI feature may include depositing a dielectric layer over the fin structure and etching back the dielectric layer thereby exposing sidewalls of the fin structure. During the formation of the fin structure, the fin structure may be implanted with a material, such a germanium, carbide, or any appropriate material to thereby form well, lightly doped source/drain (LDD) regions, and heavily doped source/drain (HDD) regions within the fin structure. The method continues with block 106 where an insulation layer is formed on the fin structure, a dummy gate structure is formed over the insulation layer, and dummy gate spacers are formed on sidewalls of the dummy gate structure. The insulation layer may be formed such that it traverses the fin structure. The method continues with block 108 where the dummy gate spacers are substantially removed while leaving dummy gate spacers within corners where the fin structure and the dummy gate structure meet. The method continues with block 110 where gate spacers are formed on sidewalls of the dummy gate structure and where source and drain S/D features are formed on the fin structure. The method continues with block 112 where an interlayer dielectric (ILD) layer is formed over the semiconductor device. A chemical mechanical polishing (CMP) process may be subsequently performed to remove excess dielectric material and planarize a top surface of the semiconductor device. The method continues with block 114 where the dummy gate structure, the dummy gate spacers within the corners, and the insulation layer are removed. The method continues with block 116 where an insulation layer is formed over the fin structure and between the gate spacers and a gate structure is formed over the insulation layer. The second insulation layer may be formed by thermal oxidation of the fin structure or by deposition of a dielectric material. The gate structure traverses the

3

fin structure and separates the S/D features. The method **100** continues with block **118** where fabrication of the integrated circuit device is completed. Additional steps can be provided before, during, and after the method **100**, and some of the steps described can be replaced or eliminated for other embodiments of the method. The discussion that follows illustrates various embodiments of an integrated circuit device that can be fabricated according to the method **100** of FIG. 1.

FIGS. 2A, 2B, 2C and 3A to 11A illustrate perspective views of one embodiment of a semiconductor device at various stages of fabrication, according to the method of FIG. 1; FIGS. 3B to 11B illustrate diagrammatic cross-sectional top views of the semiconductor device, illustrated in FIGS. 3A to 11A, respectively; and FIGS. 3C, 3D, and 3E to 11C, 11D, and 11E illustrate diagrammatic cross-sectional side views of the semiconductor device, illustrated in FIGS. 3A to 11A, respectively. The FinFET device **200** may be included in a microprocessor, memory cell, and/or other integrated circuit device. It is noted that FIGS. 2-11 have been simplified for the sake of clarity to better understand the concepts of the present disclosure. Additional features can be added in the FinFET device **200**, and some of the features described below can be replaced or eliminated in other embodiments of the semiconductor device **200**.

Referring to FIG. 2A, a substrate (e.g., wafer) **210** is provided. The substrate **210** may be a bulk substrate comprising an elementary semiconductor, such as silicon or germanium in a crystalline structure; a compound semiconductor, such as silicon germanium, silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; or combinations thereof. Alternatively, the substrate **210** includes a silicon-on-insulator (SOI) substrate. The SOI substrate can be fabricated using separation by implantation of oxygen (SIMOX), wafer bonding, and/or other suitable methods.

Referring to FIG. 2B, a fin structure **212** is formed within the substrate **210**. Fin structure **212** (including a plurality of fins) is formed by any suitable process, such as a photolithography and etching process. For example, in the present embodiment, the fin structure **212** is formed by exposing a photoresist layer to a pattern, performing a post-exposure bake process, and developing the photoresist layer to form a pattern. The photoresist layer patterning may include processing steps of photoresist coating, soft baking, mask aligning, exposing pattern, post-exposure baking, developing photoresist, and hard baking. The patterning may also be implemented or replaced by other proper methods, such as maskless photolithography, electron-beam writing, ion-beam writing, and molecular imprint. The patterned photoresist layer and may then be used in an etching process to etch the fin structure **212** into the substrate **210**. The etching process uses the patterned photoresist layer to define the area to be etched and to protect other regions of the FinFET device **200**. The etching process may include a wet etching process, a dry etching process, or a combination thereof. The fin structure **212** may be formed by an etching process using a reactive ion etch (RIE) and/or other suitable process. In one example, a dry etching process used to etch the substrate **210** includes a chemistry including fluorine-containing gas. In furtherance of the example, the chemistry of the dry etch includes CF₄, SF₆, or NF₃. Alternatively, the fin structure **212** is formed by a double-patterning lithography (DPL) process. DPL is a method of constructing a pattern on a substrate by dividing the pattern into two interleaved patterns. DPL allows enhanced feature (e.g., fin) density. Various DPL methodologies may be used including double exposure (e.g., using two

4

mask sets). The fin structure **212** may be implanted with a material, such as germanium, carbide, or any appropriate material to thereby form well regions therein.

With further reference to FIG. 2B, a STI feature **214** is formed between each fin of the fin structure **212**. Forming the STI feature **214** may include forming a dielectric layer by any suitable process. The STI feature **214** may include multiple layers of different dielectric materials. In the present embodiment, the STI feature **214** includes a dielectric material such as silicon oxide and is formed by any suitable process. In various examples, the silicon oxide can be formed by, wet or dry thermal oxidation, physical vapor deposition (PVD), atomic layer deposition (ALD), high density plasma CVD (HDPCVD), other suitable methods, and/or combinations thereof. The CVD process, for example, may use chemicals including Hexachlorodisilane (HCD or Si₂Cl₆), Dichlorosilane (DCS or SiH₂Cl₂), Bis(TertiaryButylAmino) Silane (BTBAS or C₈H₂₂N₂Si) and Disilane (DS or Si₂H₆). The STI feature **214** may have a multilayer structure, for example, a thermal oxide liner layer with silicon oxide or silicon nitride formed over the liner.

Referring to FIG. 2C, the dielectric material of the STI feature **214** is recessed between the fins of the fin structure **212** thereby exposing sidewalls of the fin structure **212**. Recessing the dielectric material of the STI feature **214** may include an etching process. The etching process may include a wet etching process, a dry etching process, or a combination thereof. In one example, a wet etching process including hydrofluoric acid (HF) or buffered HF may be used to etch the dielectric material of the STI feature **214**.

FIG. 3A illustrates a diagrammatic perspective view of one embodiment of a semiconductor device **200**; FIG. 3B illustrates a diagrammatic cross-sectional top view of the semiconductor device illustrated in FIG. 3A taken along line b-b; and FIGS. 3C, 3D, and 3E illustrate diagrammatic cross-sectional side views of the semiconductor device illustrated in FIG. 3A taken along lines c-c, d-d, and e-e, respectively. As illustrated in FIG. 3A, line c-c is substantially along a centerline of one fin (the right fin) of the fin structure **212**, line d-d is at a first distance from the centerline, and line e-e is at a second distance from the centerline; the second distance is greater than the first distance.

Referring to FIGS. 3A-3E, formed over the semiconductor device **200** is a first insulation layer **216**. The first insulation layer **216** traverses the fin structure **212** and is formed on a central portion of the fin structure **212** and the STI feature **214**. The first insulation layer **216** may include any suitable dielectric material. The first insulation layer **216** may be formed by a suitable process, including deposition, lithography patterning, and etching processes. In various examples, the first insulation layer **216** can be formed by, wet or dry thermal oxidation, physical vapor deposition (PVD), atomic layer deposition (ALD), high density plasma CVD (HDPCVD), other suitable methods, and/or combinations thereof. In the present embodiment, the first insulation layer **216** includes silicon oxide and is formed by an ALD process.

Still referring to FIGS. 3A-3E, formed over the first insulation layer **216** is a first gate structure **218**. In the present embodiment the first gate structure **218** is a dummy gate structure that will be subsequently removed. The first gate structure **218** may be formed of any suitable material such as polysilicon. The gate structure **218** is formed by a suitable process, including deposition, lithography patterning, and etching processes. The deposition processes include chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), high density plasma CVD (HDPCVD), metal organic CVD (MOCVD), remote

5

plasma CVD (RPCVD), plasma enhanced CVD (PECVD), low-pressure CVD (LPCVD), atomic layer CVD (ALCVD), atmospheric pressure CVD (APCVD), plating, other suitable methods, or combinations thereof. The lithography patterning processes include photoresist coating (e.g., spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the photoresist, rinsing, drying (e.g., hard baking), other suitable processes, or combinations thereof. Alternatively, the lithography exposing process is implemented or replaced by other methods, such as maskless photolithography, electron-beam writing, and ion-beam writing. In yet another alternative, the lithography patterning process could implement nanoimprint technology. The etching processes may include dry etching, wet etching, a combination of both dry and wet etching, and/or other etching methods. After the formation of the first gate structure **218**, the exposed portions of the fin structure **212** may be implanted with a material, such as a germanium, carbide, or any appropriate material to thereby form a lightly doped source/drain (LDD) regions therein.

Referring to FIGS. **4A-4E**, formed on sidewalls of the first gate structure **218** are first gate spacers **220**. In the present embodiment, the first gate spacers **220** are dummy spacers that will be removed in subsequent processing. The first gate spacers **220** may be formed by a suitable process and may include any suitable dielectric material such as silicon oxide, silicon nitride, or any suitable material. To reduce subsequent etching processing steps, for example, the first gate spacers **220** may include a dielectric material that is the same as the dielectric material of the first insulation layer **216**. In the present embodiment, the first gate spacers **220** include silicon oxide. After the formation of the first gate spacers **220**, the exposed portions of the fin structure **212** may be implanted with a material, such as a germanium, carbide, or any appropriate material to thereby form a heavily doped source/drain (HDD) regions therein.

Referring to FIGS. **5A-5E**, the first gate spacers **220** are substantially removed from the sidewalls of the first gate structure **218**, while leaving portions of the first gate spacers **220** within vertically oriented corners where the fin structure **216** and the first gate structure **218** meet. The first gate spacers **220** may be substantially removed by any suitable process. In the present embodiment the first gate spacers **220** are substantially removed by an etching process. The etching processes may include dry etching, wet etching, a combination of both dry and wet etching, and/or other etching methods.

Referring to FIGS. **6A-6E**, formed on sidewalls of the first gate structure **218** and over the first gate spacers **220** in the corners are second gate spacers **222**. The second gate spacers **222** may be formed by a suitable process and may include any suitable dielectric material such as silicon oxide, silicon nitride, or any suitable material. To allow for further processing of the first gate spacers **220** that remain within the corners where the fin structure **212** and the first gate structure **218** meet, the second gate spacers **222** are formed of a material different from the material of the first gate spacers **220**. In the present embodiment, the second gate spacers **222** include silicon nitride.

Referring to FIGS. **7A-7E**, formed on a top surface of the fin structure **218** are source and drain (S/D) features **224** separated by a channel region underlying the first gate structure **218**. The S/D feature **224** may include highly doped regions and lightly doped regions. In one embodiment, forming the S/D features **224** includes etching a top portion of the fin structure **218** and depositing a doped semiconductor material over the etched portion of the fin structure **218**. The deposition of the doped semiconductor material may include

6

epitaxially (epi) growing a semiconductor material such as silicon germanium (SiGe), silicon carbide (SiC), or any suitable material.

Referring to FIGS. **8A-8E**, formed on the semiconductor device **200** is an interlayer dielectric (ILD) layer **226**. The ILD layer **226** may include silicon nitride, silicon oxide, silicon oxynitride, a low-k material such as fluorinated silica glass (FSG), carbon doped silicon oxide, Black Diamond® (Applied Materials of Santa Clara, Calif.), Xerogel, Aerogel, amorphous fluorinated carbon, Parylene, BCB (bis-benzocyclobutenes), SiLK (Dow Chemical, Midland, Mich.), polyimide, and/or other suitable materials. The ILD layer **226** may be formed by any suitable processing including chemical vapor deposition (CVD), high density plasma CVD (HDP-CVD), spin-on, physical vapor deposition (PVD or sputtering), or other suitable methods. The CVD process, for example, may use chemicals including Hexachlorodisilane (HCD or Si₂Cl₆), Dichlorosilane (DCS or SiH₂Cl₂), Bis (TertiaryButylAmino) Silane (BTBAS or C₈H₂₂N₂Si) and Disilane (DS or Si₂H₆).

Referring to FIGS. **9A-9E**, the first gate structure **218** is removed. The first gate structure **218** may be removed by any suitable process. In the present embodiment the first gate structure **218** is removed by an etching process. The etching processes may include dry etching, wet etching, a combination of both dry and wet etching, and/or other etching methods.

Referring to FIGS. **10A-10E**, the first insulation layer **216** and the portions of the first gate spacers **220** are removed exposing sidewalls of the fin structure **212** and a top surface of the STI feature **214**. The first insulation layer **216** and the portions of the first gate spacers **220** may be removed by any suitable process. In the present embodiment the first insulation layer **216** and the portions of the first gate spacers **220** are removed by an etching process. The etching processes may include dry etching, wet etching, a combination of both dry and wet etching, and/or other etching methods. In one example, a dry etching process used to remove the first insulation layer **216** and the portions of the first gate spacers **220** may include a chemistry including fluorine-containing gas. In furtherance of the example, the chemistry of the dry etch includes CF₄, SF₆, or NF₃. Notably, because in the present embodiment both the first insulation layer **216** and the portions of the first gate spacers **220** include silicon oxide, removal of both the first insulation layer **216** and the portions of the first gate spacers **220** can be performed at the same time. In alternative embodiments, where the first insulation layer **216** and the portions of the first gate spacers **220** include different materials, the removal process is a multistep process that includes first removing the first insulation layer **216** and then removing the first gate spacers **220**.

Referring to FIGS. **11A-11E**, a second insulation layer **228** is formed. In the present embodiment, the second insulation layer **228** functions as an interfacial layer used to interface and protect the fin structure **212**. The second insulation layer **226** is formed such that it traverses the fin structure **212** on a central portion of the fin structure **212** (see e.g., FIGS. **11B** and **11C**) separating the S/D regions **224**. The second insulation layer **228** may include any suitable dielectric material such as silicon oxide, silicon nitride, or any suitable material. The second insulation layer **228** may be formed by a suitable process. In various examples, the second insulation layer **228** can be formed by, wet or dry thermal oxidation, physical vapor deposition (PVD), atomic layer deposition (ALD), high density plasma CVD (HDPCVD), other suitable methods, and/or combinations thereof. In the present embodiment, the second insulation layer **228** includes silicon oxide and is

7

formed by a thermal oxidation process. Because, in the present embodiment, the second insulation layer **226** is formed by thermal oxidation, the second insulation layer **228** is only formed on exposed portions (e.g., top surface and sidewalls) of the fin structure **212**, but is not formed on the exposed top surface of the dielectric layer **214** (see e.g., FIGS. **11D** and **11E**).

Still referring to FIGS. **11A-11E**, a gate dielectric **230** and a gate structure **232** are formed over the second insulation layer **228**. The gate dielectric **230** includes a dielectric material, such as silicon oxide, high-k dielectric material, other suitable dielectric material, or combinations thereof. Examples of high-k dielectric material include HfO_2 , HfSiO , HfSiON , HfO , HfTiO , HfZrO , zirconium oxide, aluminum oxide, hafnium dioxide-alumina ($\text{HfO}_2\text{-Al}_2\text{O}_3$) alloy, other suitable high-k dielectric materials, and/or combinations thereof. In the present embodiment, the gate dielectric **230** is a high-k dielectric layer comprising HfO_x . The gate structure **232** may include polysilicon and/or a metal including Al, Cu, Ti, Ta, W, Mo, TaN, NiSi, CoSi, TiN, WN, TiAl, TiAlN, TaCN, TaC, TaSiN, other conductive materials, or combinations thereof. The gate structure **232** may include numerous other layers, for example, a work function metal layer, capping layers, interface layers, diffusion layers, barrier layers, or combinations thereof. A hardmask layer may be formed over the gate structure **232**. The hardmask layer may include silicon oxide, silicon nitride, silicon oxynitride, silicon carbide, other suitable material, or combinations thereof.

The gate dielectric **230** and a gate structure **232** may be formed by any suitable processes. For example, the gate dielectric **230** may be formed using a suitable process such as atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), thermal oxidation, UV-ozone oxidation, or combinations thereof. Further, for example, the gate structure **232** may be formed by a deposition process, including chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), high density plasma CVD (HDPCVD), metal organic CVD (MOCVD), remote plasma CVD (RPCVD), plasma enhanced CVD (PECVD), low-pressure CVD (LPCVD), atomic layer CVD (ALCVD), atmospheric pressure CVD (APCVD), plating, other suitable methods, or combinations thereof.

Still referring to FIGS. **11A-11E**, a planarizing process is performed on the semiconductor device **200**. In one embodiment, the planarizing process includes a chemical mechanical polishing (CMP) process applied to the semiconductor device **200** to remove excessive portions of the gate dielectric **230** and a gate structure **232**. The planarizing process may be performed such that excess material of the gate dielectric **230** and the gate structure **232** is removed, thus exposing a substantially planarized top surface of each fin of the fin structure **212**.

Thus, illustrated in FIGS. **11A** to **11E** is a semiconductor device **200**. In the present embodiment, the semiconductor device **200** is a FinFET device. The FinFET device **200** includes a substrate **210** having a fin structure **212** formed thereon. Each fin of the fin structure **212** is separated/isolated by an STI feature **214**. Each fin of the fin structure **212** includes an isolation layer **228** traversing each fin in a central region, a gate dielectric **230** formed over the second isolation layer **228**, and a gate structure **232** traversing each fin and formed over the gate dielectric **230**. Disposed on sidewalls of the gate structure **232** are gate spacers **222**. The gate spacers **222** are not linear and have a longitudinal stepped profile adjacent to the fin structure **212**, which allows for the gate structure **232** to have a greater effective gate length. The gate

8

structure **232** separates source/drain (S/D) regions **224** and overlies a channel region. Each fin of the fin structure **212** may include a well region, lightly doped source/drain (LDD) regions, and heavily doped source/drain (HDD) regions. The gate dielectric **230** has a width (w_1) at a first distance (i.e., along line d-d) from a centerline (i.e., along line c-c) of one fin of the fin structure **212** that is greater than a width (w_2) at a second distance (i.e., along line e-e) from the centerline, the second distance being greater than the first distance. The width (w_1) is at least 3% greater than the width (w_2). In the current embodiment, the width (w_1) is about 3% to about 10% greater than the width (w_2). Further, the gate structure **232** has a longitudinal stepped profile including varying widths such that the gate structure **232** has a width (w_3) at the centerline that is less than a width (w_4) at the first distance from the centerline. The width (w_4) is at least 3% greater than the width (w_3). In the current embodiment, the width (w_4) is about 3% to about 10% greater than the width (w_3). Also, the gate structure **232** has a width (w_5) that is less than the width (w_4) at the second distance from the centerline, the width (w_5) being measured at a point above where the width (w_4) is measured at the first distance from the center line. The width (w_4) is at least 3% greater than the width (w_5). In the current embodiment, the width (w_4) is about 3% to about 10% greater than the width (w_5).

The semiconductor device **200** may include additional features, which may be formed by subsequent processing. For example, various contacts/vias/lines and multilayer interconnect features (e.g., metal layers and interlayer dielectrics) may be formed over the substrate **210**, configured to connect the various features or structures of the semiconductor device **200**. The additional features may provide electrical interconnection to the semiconductor device **200**. For example, a multilayer interconnection includes vertical interconnects, such as conventional vias or contacts, and horizontal interconnects, such as metal lines. The various interconnection features may implement various conductive materials including copper, tungsten, and/or silicide. In one example, a damascene and/or dual damascene process is used to form a copper related multilayer interconnection structure. It is understood that the semiconductor device **200** may be included in a semiconductor device/integrated circuit that includes other features and structures such as transistors, capacitors, resistors, inductors, passivation layers, bonding pads, packaging, etc., but the illustrated embodiments are simplified for the sake of simplicity and clarity.

The above method **100** and semiconductor device **200** provides for improved voltage threshold in the channel direction (along the length of the fin structure **212** between the S/D feature **224**) because of a greater effective gate length. For example, because of the stepped gate profile (e.g., greater width w_4) gate cornering rounding is minimized resulting in greater effective gate length, when compare to effective gate lengths of traditional devices, which allows for better LDD region push into the channel region thereby improving voltage threshold uniformity in the channel direction.

Thus, provided is a FinFET device. An exemplary FinFET device includes a substrate including a fin structure, the fin structure including a first and a second fin. The FinFET device further includes a shallow trench isolation (STI) feature disposed on the substrate and between the first and the second fins. The FinFET device further includes a gate dielectric disposed on the first and the second fins. The FinFET device further includes a gate structure disposed on the gate dielectric. The gate structure traverses the first fin, the second fin, and the STI feature between the first fin and the second fin and has a longitudinal stepped profile.

In some embodiments, the FinFET device further includes an interfacial layer interposed between the fin structure and the gate dielectric; and gate spacers disposed on sidewalls of the gate structure, the gate spacers having a longitudinal stepped profile that corresponds with the longitudinal stepped profile of the gate structure.

In some embodiments, the interfacial layer is disposed on the fin structure without being disposed on the STI feature. In various embodiments, the longitudinal stepped profile of the gate structure has a first width at a first distance from a centerline of the first fin and a second width at a second distance from the centerline of the first fin, the second distance being greater than the first distance, and the first width being greater than the second width. In certain embodiments, the interfacial layer includes silicon oxide, and the gate spacers include silicon nitride. In further embodiments, the semiconductor substrate is a bulk silicon substrate. In some embodiments, the gate structure includes a material selected from the group consisting of Al, Cu, and W.

Also provided is an alternative embodiment of a FinFET device. The exemplary FinFET device includes a semiconductor substrate. The FinFET device further includes a fin structure including one or more fins formed on the semiconductor substrate. The FinFET device further includes an isolation material formed between each of the one or more fins. The FinFET device further includes a dielectric layer formed on a portion of the fin structure and a gate structure formed on the dielectric layer. The FinFET device further includes gate spacers formed on sidewalls of the gate structure. The gate structure has a longitudinal stepped profile.

In some embodiments, the dielectric layer is formed on the portion of the fin structure without being formed on the isolation material between the one or more fins of the fin structure. In various embodiments, the longitudinal stepped profile of the gate structure has a first width at a first distance from a centerline of a first fin of the one or more fins of the fin structure and a second width at a second distance from the centerline of the first fin, the second distance being greater than the first distance, and the first width being greater than the second width. In certain embodiments, the dielectric layer includes silicon oxide, and the gate spacers include silicon nitride. In further embodiments, the semiconductor substrate is one of a bulk silicon substrate or a silicon-on-insulator (SOI) substrate. In some embodiments, the gate structure includes a material selected from the group consisting of Al, Cu, and W.

Also provided is a method of forming a FinFET device. The exemplary method includes providing a substrate including a fin structure, the fin structure including a first and a second fin. The method further includes, forming a shallow trench isolation (STI) feature between the first and the second fins. The method further includes, forming a gate dielectric on the first and the second fins and forming a gate structure on the gate dielectric. The gate structure traverses the first fin, the second fin, and the STI feature between the first fin and the second fin. The gate structure has a longitudinal stepped profile.

In some embodiments, the method further includes forming an interfacial interposed between the fin structure and the gate dielectric and forming gate spacers on sidewalls of the gate structure. The gate spacers have a longitudinal stepped profile that corresponds with the longitudinal stepped profile of the gate structure.

In some embodiments, the interfacial layer is disposed on the fin structure without being disposed on the STI feature. In various embodiments, the longitudinal stepped profile of the gate structure has a first width at a first distance from a

centerline of the first fin and a second width at a second distance from the centerline of the first fin, the second distance being greater than the first distance, and the first width being greater than the second width. In certain embodiments, forming the interfacial layer includes forming silicon oxide and forming the gate spacers includes depositing silicon nitride. In further embodiments, providing the semiconductor substrate includes providing one of a bulk silicon substrate or a silicon-on-insulator (SOI) substrate. In some embodiments, forming the gate structure includes depositing a material selected from the group consisting of Al, Cu, and W.

Also provided is an alternative method of forming a FinFET device. The exemplary method includes providing a substrate including a fin structure including a plurality of fins and shallow trench isolation (STI) features between each fin of the fin structure. The method further includes forming a first gate structure over the fin structure. The method further includes forming first gate spacers on sidewalls of the first gate structure. The method further includes removing the first gate spacers while leaving portions of the first gate spacers within corners where the fin structure and the first gate structure meet. The method further includes forming second gate spacers on sidewalls of the first gate structure. The method further includes forming a dielectric layer over the fin structure, the first gate structure, and the second gate spacers. The method further includes removing the first gate structure and the portions of the first gate spacers thereby exposing sidewalls of the second gate spacers. The method further includes forming a second gate structure over the fin structure in a region where the first gate structure and the portions of the first gate spacers have been removed.

In some embodiments, the method further includes forming an insulation layer interposed between the first gate structure and the fin structure and forming a gate dielectric layer interposed between the second gate structure and the fin structure. In various embodiments, the method further includes forming an interfacial layer interposed between the gate dielectric layer and the fin structure.

In some embodiments, the interfacial layer is disposed on the fin structure without being disposed on the STI features. In various embodiments, forming the interfacial layer includes forming silicon oxide and forming the second gate spacers includes depositing silicon nitride. In certain embodiments, providing the substrate includes providing one of a bulk silicon substrate or a silicon-on-insulator (SOI) substrate. In further embodiments, forming the second gate structure includes depositing a material selected from the group consisting of Al, Cu, and W.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

What is claimed is:

1. A FinFET device comprising:

a substrate including a fin structure, the fin structure including a first fin and a second fin, the second fin being disposed adjacent to the first fin;

11

a shallow trench isolation (STI) feature disposed on the substrate in a region between the first fin and the second fin;

a gate structure disposed on a gate dielectric, the gate structure traversing the first fin, the second fin, and the STI feature, the gate structure having a first stepped profile at the first fin and a second stepped profile at the second fin,

wherein the first stepped profile of the gate structure has a first width at a centerline of the first fin, a second width at a first distance from the centerline of the first fin, and a third width at the first distance from the centerline of the first fin, the second width being measured at a topmost portion of the gate structure and the third width being measured at a bottommost point of the gate structure, the first width being less than the third width, and the second width being less than the third width,

wherein the second stepped profile of the gate structure has the first width at a centerline of the second fin;

an interfacial layer, the interfacial layer being interposed between the fin structure and the gate dielectric; and gate spacers disposed along sidewalls of the gate structure, the gate dielectric being interposed between the gate spacers and the gate structure.

2. The FinFET of claim 1 wherein the interfacial layer is disposed on the fin structure without being disposed on the STI feature.

3. The FinFET of claim 1 wherein the interfacial layer includes silicon oxide, and wherein the gate spacers include silicon nitride.

4. The FinFET of claim 1 wherein the substrate is a bulk silicon substrate.

5. The FinFET of claim 1 wherein the gate structure includes a material selected from the group consisting of Al, Cu, and W.

6. The FinFET of claim 1 wherein the third width is between 3% and 10% greater than the first width.

7. The FinFET of claim 1 wherein the third width is between 3% and 10% greater than the second width.

8. A FinFET device comprising:

- a semiconductor substrate;
- a fin structure including a first fin formed adjacent to a second fin on the semiconductor substrate;
- an isolation material formed between the first fin and the second fin;
- a dielectric layer disposed on the isolation material;
- a gate structure formed on an inner surface of the dielectric layer; and
- gate spacers formed on an outer surface of the dielectric layer,

wherein the gate structure has a stepped profile, the stepped profile having a first width at a centerline of the first fin, and a second width and a third width at a first distance from the centerline of the first fin, the second width being measured at a top portion of the gate structure and the third width being measured at a bottommost surface of the gate structure, the first width being less than the third width, the second width being less than the third width,

12

wherein the stepped profile has a fourth width at a centerline of the second fin, the fourth width being the same width as the first width.

9. The FinFET of claim 8 wherein the dielectric layer includes silicon oxide, and wherein the gate spacers include silicon nitride.

10. The FinFET of claim 8 wherein the semiconductor substrate is one of a bulk silicon substrate or a silicon-on-insulator (SOI) substrate.

11. The FinFET of claim 8 wherein the gate structure includes a material selected from the group consisting of Al, Cu, and W.

12. The FinFET of claim 8 wherein the third width is between 3% and 10% greater than the first width.

13. The FinFET of claim 8 wherein the third width is between 3% and 10% greater than the second width.

14. A FinFET device, comprising:

- a substrate including a first fin and a second fin;
- an isolation feature disposed on the substrate and between the first fin and the second fin;
- a dielectric disposed on the isolation feature; and
- a structure disposed on the dielectric, the structure traversing the first fin and the second fin, the structure having a stepped profile,

wherein the stepped profile has a first width at a centerline of the first fin, a second width and a third width at a first distance from the centerline of the first fin, the second width being measured at a top portion of the structure and the third width being measured at a bottommost rectangular surface of the structure, the first width being less than the third width, the second width being less than the third width, the first width and the second width of the stepped profile being in a common plane that is parallel to a topmost surface of the first fin;

- an interfacial layer interposed between the structure and the dielectric; and
- spacers disposed on sidewalls of the structure, the spacers having a stepped profile that corresponds with the stepped profile of the structure.

15. The FinFET device of claim 14, wherein the isolation feature is a shallow trench isolation (STI) feature.

16. The FinFET device of claim 14 wherein the interfacial layer is not disposed on the STI feature.

17. The FinFET device of claim 14, wherein the stepped profile has a fourth width at a second distance from the centerline of the first fin, the second distance being greater than the first distance, and the fourth width being less than the third width.

18. The FinFET device of claim 14, wherein the interfacial layer includes silicon oxide, and wherein the spacers include silicon nitride.

19. The FinFET device of claim 14, wherein the structure is a gate structure and includes a material selected from the group consisting of Al, Cu, and W.

20. The FinFET device of claim 14 wherein the third width is more than 3% greater than the first width, and wherein the third width is more than 3% greater than the second width.

* * * * *