



15992 U.S. PTO

**PROVISIONAL APPLICATION FOR PATENT
COVER SHEET**

Case No. NETL.018PR

Date: March 5, 2004

Page 1

22857 U.S. PTO
60/550668



**Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450**

ATTENTION: PROVISIONAL PATENT APPLICATION

Sir:

This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR § 1.53(c).

For: **UNBUFFERED MEMORY MODULE USING SHARED DQS PINS**

Inventors: Not yet named

Enclosed are:

- (X) Specification in three (3) pages, together with Appendices A, B, C, and D.
- (X) Three (3) sheets of drawings.
- (X) A check in the amount of \$160 to cover the filing fee.
- (X) A return prepaid postcard.

The Commissioner is hereby authorized to charge any additional fees which may be required, now or in the future, or credit any overpayment to Account No. 11-1410.

Was this invention made by an agency of the United States Government or under a contract with an agency of the United States Government?

- (X) No.
- (X) Please send correspondence to:

Bruce S. Itchkawitz
Knobbe, Martens, Olson & Bear, LLP
2040 Main Street, 14th Floor
Irvine, CA 92614

Respectfully submitted,

Bruce S. Itchkawitz
Registration No. 47,677
Customer No. 20,995
(949) 760-0404

Bruce S. Itchkawitz, Ph.D.
bsi@kmob.com

MAIL STOP PROVISIONAL PATENT APPLICATION
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450


CERTIFICATE OF MAILING BY "EXPRESS MAIL"

Attorney Docket No. : NETL.018PR
Applicant(s) : Not yet named
For : UNBUFFERED MEMORY MODULE USING
SHARED DQS PINS
Attorney : Bruce S. Itchkawitz
"Express Mail"
Mailing Label No. : EV 307985926 US
Date of Deposit : March 5, 2004

I hereby certify that the accompanying

Transmittal letter; specification in 3 pages, together with Appendices A, B, C, and
D; 3 sheets of drawings; check for filing fee; return prepaid postcard

are being deposited with the United States Postal Service "Express Mail Post Office to
Addressee" service under 37 CFR 1.10 on the date indicated above and are addressed to the
Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.


Nelson Merida

H:\DOCS\BSI\BSI-5394.DOC
030504

UNBUFFERED MEMORY MODULE USING SHARED DQS PINSSummary of the Invention

[0001] In certain embodiments, an unbuffered memory module uses two lower-density DDR DRAM integrated circuits with shared DQS pins to simulate one higher-density DDR SDRAM integrated circuit.

[0002] In certain embodiments, a 1-GB unbuffered memory module is formed by connecting together at least one pair of 256-Mb memory components with 64Mb x 4 organization so as to function as one 512-Mb device with 64Mb x 8 organization.

[0003] In certain embodiments, an unbuffered memory module comprises a plurality of pairs of lower-density memory components, each pair connected together with shared DQS pins to simulate a higher-density memory component.

Brief Description of the Appendices

[0004] Appendix A: Data sheets of an exemplary 1-GB unbuffered double data rate (DDR) dual in-line memory module (DIMM) in accordance with embodiments described herein.

[0005] Appendix B: Schematic drawing of an exemplary 1-GB unbuffered DDR DIMM in accordance with embodiments described herein.

[0006] Appendix C: Printed circuit board layer diagrams including signal traces of an exemplary 1-GB unbuffered DDR DIMM in accordance with embodiments described herein.

[0007] Appendix D: Schematic circuit diagrams of an exemplary 1-GB unbuffered DDR DIMM in accordance with embodiments described herein.

Brief Description of the Drawings

[0008] Figure 1 schematically illustrates a configuration in which a DQS pin of a first device is connected to a DQS pin of a second device.

[0009] Figure 2 is a timing diagram of the voltages applied to the two DQS pins due to non-simultaneous switching.

[0010] Figure 3 schematically illustrates an exemplary embodiment in which current-limiting resistors are used to reduce the current flow between the DQS pins.

[0011] Figure 4 is a circuit diagram of exemplary current-limiting resistors in conjunction with the impedances of the DRAM devices and provides an exemplary calculation of the resultant power dissipation.

Detailed Description of the Preferred Embodiment

[0012] Most high-density unbuffered memory modules are currently built with 512-Megabit ("512-Mb") memory components with 64Mb x 8 organization. For example, a 1-Gigabyte ("1-GB") memory module can be fabricated using eighteen such 512-Mb memory components. Alternatively, it is advantageous to be able to fabricate the 1-GB memory module using lower-density memory components. For example, by fabricating the 1-GB memory module using thirty-six 256-Mb memory components with 64Mb x 4 organization, the cost of the resulting 1-GB memory module can be reduced since the cost of the 512-Mb memory components is typically much higher than the 256-Mb memory components. The cost savings is significant, even though twice as many 256-Mb memory components are used than 512-Mb memory components.

[0013] For proper operation, the computer system advantageously recognizes the 1-GB memory module comprising 256-Mb memory components with 64Mb x 4 organization as having 512-Mb memory components with 64Mb x 8 organization of the same depth. This advantageous result would desirably be achieved by connecting together two output signal pins (e.g., DQS or data strobe pins) of the two 256-Mb memory components. However, it is a general guideline of memory module design to not connect two output signal pins together in this way.

[0014] Figures 1 and 2 schematically illustrate the problem arising from tying together two signal pins. Figure 1 schematically illustrates a configuration in which a DQS pin 12 of a first device 10 is connected to a DQS pin 22 of a second device 20. The two DQS pins 12, 22 are both connected to a controller 30. Figure 2 is a timing diagram of the voltages applied to the two DQS pins 12, 22 due to non-simultaneous switching.

[0015] The DQS or data strobe is a bi-directional signal which is used during both read cycles and write cycles to validate or latch data. At time t_1 , both DQS pin 12 and DQS pin 22 are high, so no current flows between them. Similarly, at time t_4 , both DQS pin 12 and DQS pin 22 are low, so no current flows between them. However, for times between

approximately t_2 and approximately t_3 , DQS pin 12 is low while DQS pin 22 is high. Under such conditions, a current will flow between the two DQS pins 12, 22. This condition in which one DQS pin is low while the other DQS pin is high can occur for fractions of a second (e.g., 0.8 nanoseconds) during the DRAM read cycle. During such conditions, the current flowing between the two DQS pins 12, 22 can be substantial, resulting in heating of the devices 10, 20, and contributing to the degradation of reliability and eventual failure of these devices.

[0016] Figure 3 schematically illustrates an exemplary embodiment in which current-limiting resistors are used to reduce the current flow between the DQS pins. Such embodiments result in two x 4 DRAM memory devices of lower bit densities behaving as one x 8 device of higher bit density. The resistance values of the current-limiting resistors (e.g., 22 ohms in Figure 3) is selected to reduce the current flowing between the two DQS pins while allowing signals to propagate between the controller and the DQS pin.

[0017] Figure 4 schematically illustrates exemplary current-limiting resistors in conjunction with the impedances of the DRAM devices and provides an exemplary calculation of the resultant power dissipation. Without the 22 ohm current-limiting resistors, only the 17 ohm impedances of the two devices would limit the current flow between the two devices. In embodiments in which there is overshoot or undershoot of the voltages, the amount of current flow can be higher than those expected for nominal voltage values. Therefore, the resistances of the current-limiting resistors is advantageously selected to account for such overshoot/undershoot of voltages. In certain embodiments, there is a potential increase of 12.5% overload on protection diodes if the system overshoot/undershoot are at maximum value (e.g., 1.2 Volts at 4 nanoseconds).

[0018] Various embodiments of the present invention have been described above. Although this invention has been described with reference to these specific embodiments, the descriptions are intended to be illustrative of the invention and are not intended to be limiting. Various modifications and applications may occur to those skilled in the art without departing from the true spirit and scope of the invention.

Figure 1:






Figure 2:




BEST AVAILABLE COPY

Figure 3:



BEST AVAILABLE COPY

Figure 4:



Assertions:

Data Read operation so controller is in hi-Z
 DRAM 1 driving high, DRAM 2 driving low
 Upper network = lower network so mid-voltage = VTT voltage
 therefore RTT is not considered
 Concern is power burn in the drivers

Voltage at DRAM 2 pin = $R4 / (R1 + R2 + R3 + R4) * 2.7V = 0.59V$
 Current in DRAM2 driver = $0.59V / R4 = 34 \text{ mA}$
 Power dissipation in DRAM 2 driver = $34\text{mA} * 0.59V = 20 \text{ mW}$
 22Ω resistors, R1 and R2 are current limiters

Duration of overdrive = 0.8ns max
 Total surge = $0.59V * 1.2\text{ns} = 0.3 \text{ V-ns}$
 JEDEC spec for overshoot/undershoot = 2.4 V-ns

BEST AVAILABLE COPY

GENERAL DESCRIPTION

The Netlist NL9127LD64032-Dxxx is a 128M bit x 72 Double Data Rate Synchronous Dynamic RAM high-density memory module. The Netlist module consists of thirty-six 64M x 4 bit, DDR-I SDRAM in FBGA packages, one PLL clock driver and one 2K EEPROM for Serial Presence Detect. All components are mounted on a 184-pin glass-epoxy substrate. The decoupling capacitors are mounted on the printed circuit board in parallel to suppress switching noise on VDD and VDDQ power supply for DDR-1 SDRAM.

Synchronous design allows precise control of data transfer between module and the system controller. Data transfer on both edges of DQS signal at various operating frequencies and programmable latencies. Therefore, these modules are suitable for a variety of high performance system applications.

FEATURES

- Double Data Rate design; two data transfers per clock cycle
- Burst mode operation
- Auto & self refresh capability (8192 Cycles/64ms)
- SSTL_2 compatible inputs and outputs
- Single VDD/VDDQ power supply
- Latency (Access from column address)
- Burst length (2, 4, 8)
- Data scramble (Sequential & Interleave)
- Serial presence detect with EEPROM
- PCB Height: 1.200"

Part No.	Max Clock Freq. (CL)Speed
NL9127LD64032-D27Jxy	166MHz (CL2.5), PC2700
NL9127LD64032-D32Kxy	200MHz (CL3), PC3200
x = DRAM Vendor y = DRAM Die	
S= Samsung, I = Infineon M= Micron A =A die, B = B die, C = C die etc..	


PIN CONFIGURATIONS

Front Side						Back Side					
1	VREF	32	A5	63	WE*	93	VSS	124	VSS	155	DQ45
2	DQ0	33	DQ24	64	DQ41	94	DQ4	125	A6	156	VDDQ
3	VSS	34	VSS	65	CAS*	95	DQ5	126	DQ28	157	S0*
4	DQ1	35	DQ25	66	VSS	96	VDDQ	127	DQ29	158	S1*
5	DQS0	36	DQS3	67	DQS5	97	DM0	128	VDDQ	159	DM5
6	DQ2	37	A4	68	DQ42	98	DQ6	129	DM3	160	VSS
7	VDD	38	VDD	69	DQ43	99	DQ7	130	A3	161	DQ46
8	DQ3	39	DQ26	70	VDD	100	VSS	131	DQ30	162	DQ47
9	NC	40	DQ27	71	NC	101	NC	132	VSS	163	NC
10	NC	41	A2	72	DQ48	102	NC	133	DQ31	164	VDDQ
11	VSS	42	VSS	73	DQ49	103	NC	134	CB4	165	DQ52
12	DQ8	43	A1	74	VSS	104	VDDQ	135	CB5	166	DQ53
13	DQ9	44	CB0	75	CK2*	105	DQ12	136	VDDQ	167	NC
14	DQS1	45	CB1	76	CK2	106	DQ13	137	CK0	168	VDD
15	VDDQ	46	VDD	77	VDDQ	107	DM1	138	CK0*	169	DM6
16	CK1	47	DQS8	78	DQS6	108	VDD	139	VSS	170	DQ54
17	CK1*	48	A0	79	DQ50	109	DQ14	140	DM8	171	DQ55
18	VSS	49	CB2	80	DQ51	110	DQ15	141	A10	172	VDDQ
19	DQ10	50	VSS	81	VSS	111	CKE1	142	CB6	173	NC
20	DQ11	51	CB3	82	VDDID	112	VDDQ	143	VDDQ	174	DQ60
21	CKE0	52	BA1	83	DQ56	113	NC	144	CB7	175	DQ61
22	VDDQ	53	DQ32	84	DQ57	114	DQ20	145	VSS	176	VSS
23	DQ16	54	VDDQ	85	VDD	115	A12	146	DQ36	177	DM7
24	DQ17	55	DQ33	86	DQS7	116	VSS	147	DQ37	178	DQ62
25	DQS2	56	DQS4	87	DQ58	117	DQ21	148	VDD	179	DQ63
26	VSS	57	DQ34	88	DQ59	118	A11	149	DM4	180	VDDQ
27	A9	58	VSS	89	VSS	119	DM2	150	DQ38	181	SA0
28	DQ18	59	BA0	90	DU	120	VDD	151	DQ39	182	SA1
29	A7	60	DQ35	91	SDA	121	DQ22	152	VSS	183	SA2
30	VDDQ	61	DQ40	92	SCL	122	A8	153	DQ44	184	VDDSPD
31	DQ19	62	VDDQ			123	DQ23	154	RAS*		

PIN CONFIGURATION DESCRIPTION

Pin	Name	Input Function
CLK0-2 ~ CLK0*-2*	System clock	Differential clock, active on both edges for DDR sampling of all inputs.
S0* ~ S1*	Chip select, Active low	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE0 ~ 1	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tSS prior to valid command.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA12, Column address: CA0 ~ CA9
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS*	Row address strobe, Active low	Latches row addresses on the positive going edge of the CLK with RAS* low. Enables row access & precharge.
CAS*	Column address strobe, Active low	Latches column addresses on the positive going edge of the CLK with CAS* low. Enables column access.
WE*	Write enable, Active low	Enables write operation and row precharge. Latches data in starting from CAS*, WE* active.
DM0 ~ 8	Data input/output mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking)
DQS0 ~ 8	Data input/output strobe	Data Input/Output strobe.
DQ0 ~ 63	Data input/output	Data inputs/outputs are multiplexed on the same pins.
CB0 ~ 7	Error check bits	
VDD/VDDQ/VSS/REF	Power/ground	Power and ground for the input buffers and the core logic.
SDA	Serial data I/O	Data inputs/outputs line for serial EEPROM multiplexed on the same pins
SCL	Serial clock	Clock for serial EEPROM
SA0 ~ 2	Address in EEPROM	Address inputs for serial EEPROM

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 ~ 3.6	V
Voltage on VDD and VDDQ supply relative to Vss	VDD, VDDQ	-1.0 ~ 3.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Operating temperature	TSTO	0 ~ 60	
Power dissipation	PD	54	W
Short circuit current	IOS	50	mA

Note:

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

AC Operating Conditions

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals	VIH(AC)	VREF + 0.31		V	3
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.	VIL(AC)		VREF - 0.31	V	3
Input Differential Voltage, CK and CK* inputs	VID(AC)	0.7	VDDQ+0.6	V	1
Input Crossing Point Voltage, CK and CK* inputs	VIX(AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V	2

Note

1. VID is the magnitude of the difference between the input level on CK and the input on CK*.

2. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and track variations in the DC level of the same.

3. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.
The AC and DC input specifications are reference to a Vref envelope that has been bandwidth limited 20MHz.

Input/Output Capacitance

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A12, BA0 ~ BA1, RAS*, CAS*, WE*)	CIN1	60	96	pF
Input capacitance (CKE0, CKE1)	CIN2	33	51	pF
Input capacitance (S0*, S1*)	CIN3	33	51	pF
Input capacitance (CLK0, CLK0*)	CIN4	15	20	pF
Input capacitance (DM0 ~ DM8)	CIN5	12	14	pF
Data input/output capacitance (DQS0 ~ DQS8)	COUT1	20	24	pF
Data input/output capacitance (DQ0 ~ DQ63)	COUT2	12	14	pF
Data input/output capacitance (CB0 ~ CB7)	COUT3	12	14	pF

DC OPERATING CONDITIONS AND CHARACTERISTICS

Parameter	Symbol	Min		Max		Unit	Note
		D27J	D32K	D27J	D32K		
Supply Voltage	VDD	2.3	2.5	2.7	2.7	V	
I/O Supply Voltage	VDDQ	2.3	2.5	2.7	2.7	V	
I/O Reference Voltage	VREF	0.49*VDD		0.51*VDD		V	1
I/O Termination voltage(system)	VTT	VREF-0.04		VREF+0.04		V	2
Input high voltage	VIH	VREF + 0.15		VDDQ + 0.3		V	
Input low voltage	VIL	-0.3		VREF- 0.15		V	
Input Voltage level, CK and CK* inputs	VIN	-0.3		VDDQ + 0.3		V	
Input Differential Voltage, CK and CK* inputs	VID	0.36		VDDQ + 0.6		V	3
Input leakage current	ILI	-2		2		uA	
Output leakage current	IOZ	-5		5		uA	
Output High Current (Normal strength driver) V OUT = V TT + 0.84V	IOH	-16.8				mA	
Output High Current (Normal strength driver) V OUT = V TT - 0.84V	IOL	16.8				mA	
Output High Current (Half strength driver) V OUT = V TT + 0.45V	IOH	-9				mA	
Output High Current (Half strength driver) V OUT = V TT - 0.45V	IOL	9				mA	

Recommended operating conditions (Voltage referenced to VSS = 0V, TA = 0 to 70 C)

Notes:

- 1.VREF is expected to be equal to 0.5*VDDQ of the transmitting device, and to track variations in the dc level of same. Peak-to peak noise on VREF may not exceed +/-2% of the dc value.
2. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF
3. VID is the magnitude of the difference between the input level on CK and the input level on CK*.

DDR SDRAM SPEC Items and Test Conditions

Recommended operating conditions Unless Otherwise Noted, TA=0 to 70°C)

Conditions	Symbol
Operating current - One bank Active Precharge; tRC=tRCmin; tCK=6ns for DDR333, 5ns for DDR400; DQ,DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	IDD0
Operating current - One bank operation ; One bank open, BL=4, Reads - Refer to the following page for detailed test condition	IDD1
Percharge power-down standby current; All banks idle; power - down mode; CKE = <VIL(max); tCK=6ns for DDR333, 5ns for DDR400; Vin = Vref for DQ,DQS and DM	IDD2P
Precharge Floating standby current; CS# > =VIH(min);All banks idle; CKE > = VIH(min tCK=6ns for DDR333, 4ns for DDR400; Address and other control inputs changing once per clock cycle; Vin = Vref for DQ,DQS and DM	IDD2F
Precharge Quiet standby current; CS# > = VIH(min); All banks idle; CKE > = VIH(min); tCK=6ns for DDR333, 5ns for DDR400; Address and other control inputs stable with keeping >= VIH(min) or <=VIL(max); Vin = Vref for DQ ,DQS and DM	IDD2Q
Active power - down standby current ; One bank active; power-down mode; CKE=< VIL (max); tCK=6ns for DDR333, 4ns for DDR400; Vin = Vref for DQ,DQS and DM	IDD3P
Active standby current; CS# >= VIH(min); CKE>=VIH(min); one bank active; active - precharge; tRC=tRASmax; tCK=6ns for DDR333, 5ns for DDR400; DQ, DQS and DM inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle	IDD3N
Operating current - burst read; Burst length = 2; reads; continuous burst; One bank active; address and control inputs changing once per clock cycle; CL=2.5 at tCK = 6ns for DDR333, CL=3 at tCK = 5ns for DDR400; 50% of data changing at every burst; Iout = 0 m A	IDD4R
Operating current - burst write; Burst length = 2; writes; continuous burst; One bank active address and control inputs changing once per clock cycle; CL=2 at CL=2.5 at tCK = 6ns for DDR333, CL=3 at tCK = 5ns for DDR400; DQ, DM and DQS inputs changing twice per clock cycle, 50% of input data changing at every burst	IDD4W
Auto refresh current; tRC = tRFC(min) - 12*tCK for DDR333 at 166Mhz, 14*tCK for DDR400at 200Mhz; distributed refresh	IDD5
Self refresh current; CKE =< 0.2V; External clock should be on; tCK = 166Mhz for DDR333, 200Mhz for DDR400	IDD6
Operating current - Four bank operation ; Four bank interleaving with BL=4 -Refer to the following page for detailed test condition	IDD7A

DDR SDRAM module IDD spec table

Symbol	Typical D27J	Typical D32K	Unit	Notes
IDD0	2990	3620	mA	
IDD1	3350	4070	mA	
IDD2P	488	524	mA	
IDD2F	1280	1460	mA	
IDD2Q	1100	1280	mA	
IDD3P	1640	2360	mA	
IDD3N	2360	3080	mA	
IDD4R	3890	5060	mA	
IDD4W	4250	5150	mA	
IDD5	4430	4970	mA	
IDD6	Normal	488	mA	
	Low Power	434	mA	Optional
IDD7A	6050	7310	mA	

* Module IDD was calculated on the basis of component IDD, and assuming one row of the module is in Active standby mode.

AC Timing Parameters & Specifications

		D27J (DDR333)		D32K(DDR400A)			
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Row cycle time	tRC	60		55		ns	
Refresh row cycle time	tRFC	72		70		ns	
Row active time	tRAS	42	70K	40	70K	ns	
RAS to CAS delay	tRCD	18		15		ns	
Row precharge time	tRP	18		15		ns	
Row active to Row active delay	tRRD	12		10		ns	
Write recovery time	tWR	15		15		ns	
Internal write to Read command	tWTR	1		2		tCk	
Clock cycle time	CL=3.0	tCK	-	5	10	ns	
	CL=2.5		6.0	12	6	12	
	CL=2		7.5	12	-	-	ns
Clock high level width	tCH	0.45	0.55	0.45	0.55	tCK	
Clock low level width	tCL	0.45	0.55	0.45	0.55	tCK	
DQS-out access time from CK/CK*	tDQSCK	-0.60	+0.60	-0.55	+0.55	ns	
Output data access time from CK/CK*	tAC	-0.70	+0.70	-0.65	+0.65	ns	
Data strobe edge to output data edge	tDQSQ	-	+0.45	-	+0.40	ns	12
Read Preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	
Read Postamble	tRPST	0.4	0.6	0.4	0.6	tCK	
CK to valid DQS-in	tDQSS	0.75	1.25	0.72	1.28	tCK	
DQS-in setup time	tWPRES	0		0		ns	
DQS-in hold time	tWPREH	0.25		0.25		tCK	3
DQS falling edge to CK rising-setup time	tDSS	0.2		0.2		tCK	
DQS falling edge from CK rising-hold time	tDSH	0.2		0.2		tCK	
DQS-in high level width	tDQSH	0.35		0.35		tCK	
DQS-in low level width	tDQSL	0.35		0.35		tCK	
DQS-in cycle time	tDSC	0.9	1.1	-	-	tCK	
Address and Control Input setup time (fast)	tIS	0.75		0.6		ns	57
Address and Control Input hold time (fast)	tIH	0.75		0.6		ns	5,7
Address and Control Input setup time (slow)	tIS	0.8		-		ns	
Address and Control Input hold time (slow)	tIH	0.8		-		ns	
Data-out high impedance time from CK/CK*	tHZ	-0.70	+0.70	-	tAC max	ps	1
Data-out low impedance time from CK/CK*	tLZ	-0.70	+0.70	tAC min	tAC max	ps	1
Input Slew Rate(for input only pins)	tSL(I)	0.5		-	-	V/ns	
Input Slew Rate(for I/O pins)	tSL(IO)	0.5		-	-	V/ns	
Output Slew Rate(x4)	tSL(O)	1.0	4.5	-	-	V/ns	
Output Slew Rate Matching Ratio(rise to fall)	tSLMR	0.67	1.5	-	-		

AC Timing Parameters & Specifications(Continued)

Parameter	Symbol	D27J (DDR333)		D32K(DDR400A)		Unit	Note
		Min	Max	Min	Max		
Mode register set cycle time	tMRD	12		2		tCK	
DQ & DM setup time to DQS	tDS	0.45		0.4	-	ns	J,k
DQ & DM hold time to DQS	tDH	0.45		0.4	-	ns	J,k
Control & Address input pulse width	tIPW	2.2		2.2	-	ns	8
DQ & DM input pulse width	tDIPW	1.75		1.75		ns	8
Exit self refresh to Non read command	tXSNR	75		75		ns	
Exit self refresh to read command	tXSRD	200		200		tCK	
Refresh interval time	tREFI		7.8		7.8	us	4
Output DQS valid window	tQH	tHPmin -tQHS	-	tHP -tQHS	-	ns	11
Clock half period	tHP	tCLmin or tCHmin	-	min tCH/tCL		ns	10,11
Data hold skew factor	tQHS		0.55		0.5	ns	11
DQS write postamble time	tWPST	0.4	0.6	0.4	0.6	tCK	2
Active to Read with Auto precharge command	tRAP	18		-	-		
Autoprecharge write recovery + Precharge time	tDAL	(tWR/tCK)+(tRP/tCK)		-	-	tCK	13

Component Notes

1. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. these parameters are not referenced to a specific voltage level but specify when the device output is no longer driving (HZ), or begins driving (LZ).
2. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
3. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. when no writes were previously in progress on the bus, DQS will be transitioning from High- Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
4. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
5. For command/address input slew rate ≥ 1.0 V/ns
6. For command/address input slew rate ≥ 0.5 V/ns and < 1.0 V/ns
7. For CK & CK slew rate ≥ 1.0 V/ns
8. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
9. Slew Rate is measured between VOH(ac) and VOL(ac).
10. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH).....For example, tCL and tCH are = 50% of the period, less the half period jitter (tJIT(HP)) of the clock source, and less the half period jitter due to crosstalk (tJIT(crosstalk)) into the clock traces.
11. $tQH = tHP - tQHS$, where:
tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS accounts for 1) The pulse duration distortion of on-chip clock circuits; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers.
12. tDQSQ
Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
13. $tDAL = (tWR/tCK) + (tRP/tCK)$
For each of the terms above, if not already an integer, round to the next highest integer. Example: For DDR266B at CL=2.5 and tCK=7.5ns $tDAL = (15 \text{ ns} / 7.5 \text{ ns}) + (20 \text{ ns} / 7.5 \text{ ns}) = (2) + (3)$
 $tDAL = 5$ clocks

Serial Presence Detect

Byte	Description	Hex Value		Function	
		D27J	D32K	D27J	D32K
0	Number of bytes used	80h	80h	128Byte	
1	Total SPD memory size	08h	08h	256Byte	
2	Memory type	07h	07h	SDRAM DDR	
3	Number of row address bits	0Dh	0Dh	13	
4	Number of column address bits	0Bh	0Bh	11	
5	Number of banks (module rows)	02h	02h	2 Rows	
6	Module data width (LSB)	48h	48h	72bits	
7	Module data width (MSB)	00h	00h		
8	Module interface signal levels	04h	04h	SSTL 2.5V	
9	DDR SDRAM cycle time for highest CL	60h	50h	6ns	5ns
10	DDR SDRAM access time from clock for highest CL	70h	65h	0.7ns +/-	0.65ns +/-
11	Module configuration type	02h	02h	ECC	
12	Refresh rate/type	82h	82h	7.8us & Self refresh	
13	Primary SDRAM width	08h	08h	X8	
14	Error checking SDRAM width	08h	08h	X8	
15	DDR SDRAM device attributes, min clock delay for back to back random column addresses (Tccd)	01h	01h	tCCD=1tCK	
16	SDRAM device attributes, burst lengths supported	0Eh	0Eh	2,4,8	
17	SDRAM device attributes, number of banks on SDRAM device	04h	04h	4 banks	
18	SDRAM device attributes, CAS latency	0Ch	18h	2, 2.5	2.5,3
19	SDRAM device attributes, CS latency	01h	01h	0 tCK	
20	SDRAM device attributes, WE latency	02h	02h	1 tCK	
21	SDRAM device attributes	24h	24h	Reg Add,CTR,DLL, PLL	
22	SDRAM device attributes, general	C0h	C0h	Fast/Concurrent AP	
23	SDRAM cycle time for second highest CL	75h	60h	7.5ns	6ns
24	SDRAM access time from clock for second highest CL	70h	70h	0.7ns +/-	
25	SDRAM cycle time for third highest CL	00h	00h		
26	SDRAM access time from clock for third highest CL	00h	00h		
27	Minimum row precharge time (Trp)	48h	3Ch	18ns	15ns
28	Minimum row active to row active delay (Trrd)	30h	28h	12ns	10ns
29	Minimum CAS to RAS delay (Trcd)	48h	3Ch	18 ns	15ns
30	Minimum RAS pulse width (Tras)	2Ah	28h	42ns	40ns
31	Module bank density	80h	80h	512MB	
32	Command & Address signal input set up time	80h	60h	0.8ns	0.6ns
33	Command & Address signal input hold time	80h	60h	0.8ns	0.6ns
34	Data signal input set up time	45h	40h	0.44ns	0.4ns
35	Data signal input hold time	45h	40h	0.45ns	0.4ns
36	Reserved	00h	00h		
37	Reserved	00h	00h		
38	Reserved	00h	00h		
39	Reserved	00h	00h		
40	Reserved	00h	00h		
41	Row cycle time (Trc)	3Ch	37h	60ns	55ns
42	Auto Refresh cycle time (Trfc)	48h	46h	72ns	70ns
43	Maximum SDRAM device cycle time (Tckmax)	30h	28h	12ns	10ns
44	DQS-DQ skew (Tdqsq)	2Dh	28h	0.45	0.4ns
45	SDRAM device data hold skew factor (Tqhs)	55h	50h	0.55	0.5ns
46	Reserved	00h	00h		



Serial Presence Detect (Continued)

47	Reserved	00h	00h	
48	Reserved	00h	00h	
49	Reserved	00h	00h	
50	Reserved	00h	00h	
51	Reserved	00h	00h	
52	Reserved	00h	00h	
53	Reserved	00h	00h	
54	Reserved	00h	00h	
55	Reserved	00h	00h	
56	Reserved	00h	00h	
57	Reserved	00h	00h	
58	Reserved	00h	00h	
59	Reserved	00h	00h	
60	Reserved	00h	00h	
61	Reserved	00h	00h	
62	SPD revision	10h	10h	Revision 1.0
63	Check sum for byte 0 - 62	7Eh	D5h	7Eh D5h
64	Manufacturer's JEDEC ID code	7Fh	7Fh	Netlist Inc
65	Manufacturer's JEDEC ID code	7Fh	7Fh	Netlist Inc
66	Manufacturer's JEDEC ID code	7Fh	7Fh	Netlist Inc
67	Manufacturer's JEDEC ID code	16h	16h	Netlist Inc
68	Manufacturer's JEDEC ID code	00h	00h	
69	Manufacturer's JEDEC ID code	00h	00h	
70	Manufacturer's JEDEC ID code	00h	00h	
71	Manufacturer's JEDEC ID code	00h	00h	
72	Manufacturing location	00h	00h	
73	Manufacturer part number	4Eh	4Eh	N
74	Manufacturer part number	4Ch	4Ch	L
75	Manufacturer part number	39h	39h	9
76	Manufacturer part number	31h	31h	1
77	Manufacturer part number	32h	32h	2
78	Manufacturer part number	37h	37h	7
79	Manufacturer part number	4Ch	4Ch	L
80	Manufacturer part number	44h	44h	D
81	Manufacturer part number	36h	36h	6
82	Manufacturer part number	34h	34h	4
83	Manufacturer part number	30h	30h	0
84	Manufacturer part number	33h	33h	3
85	Manufacturer part number	32h	32h	2
86	Manufacturer part number	2Dh	2Dh	-
87	Manufacturer part number	44h	44h	D
88	Manufacturer part number	32h	33h	2 3
89	Manufacturer part number	37h	32h	7 2
90	Manufacturer part number	4Ah	4Bh	J K
91	Revision code	00h	00h	
92	Revision code	00h	00h	
93	Manufacturing date	00h	00h	
94	Manufacturing date	00h	00h	
95	Assembly serial number	00h	00h	
96	Assembly serial number	00h	00h	
97	Assembly serial number	00h	00h	
98	Assembly serial number	00h	00h	


Serial Presence Detect (Continued)

99	Manufacturer specific data	00h	00h	
100	Manufacturer specific data	00h	00h	
101	Manufacturer specific data	00h	00h	
102	Manufacturer specific data	00h	00h	
103	Manufacturer specific data	00h	00h	
104	Manufacturer specific data	00h	00h	
105	Manufacturer specific data	00h	00h	
106	Manufacturer specific data	00h	00h	
107	Manufacturer specific data	00h	00h	
108	Manufacturer specific data	00h	00h	
109	Manufacturer specific data	00h	00h	
110	Manufacturer specific data	00h	00h	
111	Manufacturer specific data	00h	00h	
112	Manufacturer specific data	00h	00h	
113	Manufacturer specific data	00h	00h	
114	Manufacturer specific data	00h	00h	
115	Manufacturer specific data	00h	00h	
116	Manufacturer specific data	00h	00h	
117	Manufacturer specific data	00h	00h	
118	Manufacturer specific data	00h	00h	
119	Manufacturer specific data	00h	00h	
120	Manufacturer specific data	00h	00h	
121	Manufacturer specific data	00h	00h	
122	Manufacturer specific data	00h	00h	
123	Manufacturer specific data	00h	00h	
124	Manufacturer specific data	00h	00h	
125	Manufacturer specific data	00h	00h	
126	Specification for frequency	00h	00h	
127	Details	00h	00h	

PACKAGE DIMENSIONS



BEST AVAILABLE COPY



BEST AVAILABLE COPY



This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.


**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**




LAYER 1 PRIMARY SIDE



LAYER 9 VSS2




LAYER 8 MID 4




LAYER 7 MID 3




LAYER 6 VCC




LAYER 5 GND




LAYER 4 MID 2




LAYER 3 MID 1




LAYER 2 VSS1




LAYER 10 - SECONDARY SIDE




LAYER 14 SOLDERPASTE BOTTOM



LAYER 11 SOLDERMASK TOP





LAYER 12 SOLDERMASK BOTTOM





LAYER 13 SOLDERPASTE TOP

VREFIN 1 VREF GND 83
 D00 2 D00 GND 84
 D01 3 D01 GND 85
 D02 4 D02 GND 86
 D03 5 D03 GND 87
 D04 6 D04 GND 88
 D05 7 D05 GND 89
 D06 8 D06 GND 90
 D07 9 D07 GND 91
 D08 10 D08 GND 92
 D09 11 D09 GND 93
 D10 12 D10 GND 94
 D11 13 D11 GND 95
 D12 14 D12 GND 96
 D13 15 D13 GND 97
 D14 16 D14 GND 98
 D15 17 D15 GND 99
 D16 18 D16 GND 100
 D17 19 D17 GND 101
 D18 20 D18 GND 102
 D19 21 D19 GND 103
 D20 22 D20 GND 104
 D21 23 D21 GND 105
 D22 24 D22 GND 106
 D23 25 D23 GND 107
 D24 26 D24 GND 108
 D25 27 D25 GND 109
 D26 28 D26 GND 110
 D27 29 D27 GND 111
 D28 30 D28 GND 112
 D29 31 D29 GND 113
 D30 32 D30 GND 114
 D31 33 D31 GND 115
 D32 34 D32 GND 116
 D33 35 D33 GND 117
 D34 36 D34 GND 118
 D35 37 D35 GND 119
 D36 38 D36 GND 120
 D37 39 D37 GND 121
 D38 40 D38 GND 122
 D39 41 D39 GND 123
 D40 42 D40 GND 124
 D41 43 D41 GND 125
 D42 44 D42 GND 126
 D43 45 D43 GND 127
 D44 46 D44 GND 128
 D45 47 D45 GND 129
 D46 48 D46 GND 130
 D47 49 D47 GND 131
 D48 50 D48 GND 132
 D49 51 D49 GND 133
 D50 52 D50 GND 134
 D51 53 D51 GND 135
 D52 54 D52 GND 136
 D53 55 D53 GND 137
 D54 56 D54 GND 138
 D55 57 D55 GND 139
 D56 58 D56 GND 140
 D57 59 D57 GND 141
 D58 60 D58 GND 142
 D59 61 D59 GND 143
 D60 62 D60 GND 144
 D61 63 D61 GND 145
 D62 64 D62 GND 146
 D63 65 D63 GND 147
 D64 66 D64 GND 148
 D65 67 D65 GND 149
 D66 68 D66 GND 150
 D67 69 D67 GND 151
 D68 70 D68 GND 152
 D69 71 D69 GND 153
 D70 72 D70 GND 154
 D71 73 D71 GND 155
 D72 74 D72 GND 156
 D73 75 D73 GND 157
 D74 76 D74 GND 158
 D75 77 D75 GND 159
 D76 78 D76 GND 160
 D77 79 D77 GND 161
 D78 80 D78 GND 162
 D79 81 D79 GND 163
 D80 82 D80 GND 164
 D81 83 D81 GND 165
 D82 84 D82 GND 166
 D83 85 D83 GND 167
 D84 86 D84 GND 168
 D85 87 D85 GND 169
 D86 88 D86 GND 170
 D87 89 D87 GND 171
 D88 90 D88 GND 172
 D89 91 D89 GND 173
 D90 92 D90 GND 174
 D91 93 D91 GND 175
 D92 94 D92 GND 176
 D93 95 D93 GND 177
 D94 96 D94 GND 178
 D95 97 D95 GND 179
 D96 98 D96 GND 180
 D97 99 D97 GND 181
 D98 100 D98 GND 182
 D99 101 D99 GND 183
 D100 102 D100 GND 184
 D101 103 D101 GND 185
 D102 104 D102 GND 186
 D103 105 D103 GND 187
 D104 106 D104 GND 188
 D105 107 D105 GND 189
 D106 108 D106 GND 190
 D107 109 D107 GND 191
 D108 110 D108 GND 192
 D109 111 D109 GND 193
 D110 112 D110 GND 194
 D111 113 D111 GND 195
 D112 114 D112 GND 196
 D113 115 D113 GND 197
 D114 116 D114 GND 198
 D115 117 D115 GND 199
 D116 118 D116 GND 200
 D117 119 D117 GND 201
 D118 120 D118 GND 202
 D119 121 D119 GND 203
 D120 122 D120 GND 204
 D121 123 D121 GND 205
 D122 124 D122 GND 206
 D123 125 D123 GND 207
 D124 126 D124 GND 208
 D125 127 D125 GND 209
 D126 128 D126 GND 210
 D127 129 D127 GND 211
 D128 130 D128 GND 212
 D129 131 D129 GND 213
 D130 132 D130 GND 214
 D131 133 D131 GND 215
 D132 134 D132 GND 216
 D133 135 D133 GND 217
 D134 136 D134 GND 218
 D135 137 D135 GND 219
 D136 138 D136 GND 220
 D137 139 D137 GND 221
 D138 140 D138 GND 222
 D139 141 D139 GND 223
 D140 142 D140 GND 224
 D141 143 D141 GND 225
 D142 144 D142 GND 226
 D143 145 D143 GND 227
 D144 146 D144 GND 228
 D145 147 D145 GND 229
 D146 148 D146 GND 230
 D147 149 D147 GND 231
 D148 150 D148 GND 232
 D149 151 D149 GND 233
 D150 152 D150 GND 234
 D151 153 D151 GND 235
 D152 154 D152 GND 236
 D153 155 D153 GND 237
 D154 156 D154 GND 238
 D155 157 D155 GND 239
 D156 158 D156 GND 240
 D157 159 D157 GND 241
 D158 160 D158 GND 242
 D159 161 D159 GND 243
 D160 162 D160 GND 244
 D161 163 D161 GND 245
 D162 164 D162 GND 246
 D163 165 D163 GND 247
 D164 166 D164 GND 248
 D165 167 D165 GND 249
 D166 168 D166 GND 250
 D167 169 D167 GND 251
 D168 170 D168 GND 252
 D169 171 D169 GND 253
 D170 172 D170 GND 254
 D171 173 D171 GND 255
 D172 174 D172 GND 256
 D173 175 D173 GND 257
 D174 176 D174 GND 258
 D175 177 D175 GND 259
 D176 178 D176 GND 260
 D177 179 D177 GND 261
 D178 180 D178 GND 262
 D179 181 D179 GND 263
 D180 182 D180 GND 264
 D181 183 D181 GND 265
 D182 184 D182 GND 266
 D183 185 D183 GND 267
 D184 186 D184 GND 268
 D185 187 D185 GND 269
 D186 188 D186 GND 270
 D187 189 D187 GND 271
 D188 190 D188 GND 272
 D189 191 D189 GND 273
 D190 192 D190 GND 274
 D191 193 D191 GND 275
 D192 194 D192 GND 276
 D193 195 D193 GND 277
 D194 196 D194 GND 278
 D195 197 D195 GND 279
 D196 198 D196 GND 280
 D197 199 D197 GND 281
 D198 200 D198 GND 282
 D199 201 D199 GND 283
 D200 202 D200 GND 284
 D201 203 D201 GND 285
 D202 204 D202 GND 286
 D203 205 D203 GND 287
 D204 206 D204 GND 288
 D205 207 D205 GND 289
 D206 208 D206 GND 290
 D207 209 D207 GND 291
 D208 210 D208 GND 292
 D209 211 D209 GND 293
 D210 212 D210 GND 294
 D211 213 D211 GND 295
 D212 214 D212 GND 296
 D213 215 D213 GND 297
 D214 216 D214 GND 298
 D215 217 D215 GND 299
 D216 218 D216 GND 300
 D217 219 D217 GND 301
 D218 220 D218 GND 302
 D219 221 D219 GND 303
 D220 222 D220 GND 304
 D221 223 D221 GND 305
 D222 224 D222 GND 306
 D223 225 D223 GND 307
 D224 226 D224 GND 308
 D225 227 D225 GND 309
 D226 228 D226 GND 310
 D227 229 D227 GND 311
 D228 230 D228 GND 312
 D229 231 D229 GND 313
 D230 232 D230 GND 314
 D231 233 D231 GND 315
 D232 234 D232 GND 316
 D233 235 D233 GND 317
 D234 236 D234 GND 318
 D235 237 D235 GND 319
 D236 238 D236 GND 320
 D237 239 D237 GND 321
 D238 240 D238 GND 322
 D239 241 D239 GND 323
 D240 242 D240 GND 324
 D241 243 D241 GND 325
 D242 244 D242 GND 326
 D243 245 D243 GND 327
 D244 246 D244 GND 328
 D245 247 D245 GND 329
 D246 248 D246 GND 330
 D247 249 D247 GND 331
 D248 250 D248 GND 332
 D249 251 D249 GND 333
 D250 252 D250 GND 334
 D251 253 D251 GND 335
 D252 254 D252 GND 336
 D253 255 D253 GND 337
 D254 256 D254 GND 338
 D255 257 D255 GND 339
 D256 258 D256 GND 340
 D257 259 D257 GND 341
 D258 260 D258 GND 342
 D259 261 D259 GND 343
 D260 262 D260 GND 344
 D261 263 D261 GND 345
 D262 264 D262 GND 346
 D263 265 D263 GND 347
 D264 266 D264 GND 348
 D265 267 D265 GND 349
 D266 268 D266 GND 350
 D267 269 D267 GND 351
 D268 270 D268 GND 352
 D269 271 D269 GND 353
 D270 272 D270 GND 354
 D271 273 D271 GND 355
 D272 274 D272 GND 356
 D273 275 D273 GND 357
 D274 276 D274 GND 358
 D275 277 D275 GND 359
 D276 278 D276 GND 360
 D277 279 D277 GND 361
 D278 280 D278 GND 362
 D279 281 D279 GND 363
 D280 282 D280 GND 364
 D281 283 D281 GND 365
 D282 284 D282 GND 366
 D283 285 D283 GND 367
 D284 286 D284 GND 368
 D285 287 D285 GND 369
 D286 288 D286 GND 370
 D287 289 D287 GND 371
 D288 290 D288 GND 372
 D289 291 D289 GND 373
 D290 292 D290 GND 374
 D291 293 D291 GND 375
 D292 294 D292 GND 376
 D293 295 D293 GND 377
 D294 296 D294 GND 378
 D295 297 D295 GND 379
 D296 298 D296 GND 380
 D297 299 D297 GND 381
 D298 300 D298 GND 382
 D299 301 D299 GND 383
 D300 302 D300 GND 384
 D301 303 D301 GND 385
 D302 304 D302 GND 386
 D303 305 D303 GND 387
 D304 306 D304 GND 388
 D305 307 D305 GND 389
 D306 308 D306 GND 390
 D307 309 D307 GND 391
 D308 310 D308 GND 392
 D309 311 D309 GND 393
 D310 312 D310 GND 394
 D311 313 D311 GND 395
 D312 314 D312 GND 396
 D313 315 D313 GND 397
 D314 316 D314 GND 398
 D315 317 D315 GND 399
 D316 318 D316 GND 400
 D317 319 D317 GND 401
 D318 320 D318 GND 402
 D319 321 D319 GND 403
 D320 322 D320 GND 404
 D321 323 D321 GND 405
 D322 324 D322 GND 406
 D323 325 D323 GND 407
 D324 326 D324 GND 408
 D325 327 D325 GND 409
 D326 328 D326 GND 410
 D327 329 D327 GND 411
 D328 330 D328 GND 412
 D329 331 D329 GND 413
 D330 332 D330 GND 414
 D331 333 D331 GND 415
 D332 334 D332 GND 416
 D333 335 D333 GND 417
 D334 336 D334 GND 418
 D335 337 D335 GND 419
 D336 338 D336 GND 420
 D337 339 D337 GND 421
 D338 340 D338 GND 422
 D339 341 D339 GND 423
 D340 342 D340 GND 424
 D341 343 D341 GND 425
 D342 344 D342 GND 426
 D343 345 D343 GND 427
 D344 346 D344 GND 428
 D345 347 D345 GND 429
 D346 348 D346 GND 430
 D347 349 D347 GND 431
 D348 350 D348 GND 432
 D349 351 D349 GND 433
 D350 352 D350 GND 434
 D351 353 D351 GND 435
 D352 354 D352 GND 436
 D353 355 D353 GND 437
 D354 356 D354 GND 438
 D355 357 D355 GND 439
 D356 358 D356 GND 440
 D357 359 D357 GND 441
 D358 360 D358 GND 442
 D359 361 D359 GND 443
 D360 362 D360 GND 444
 D361 363 D361 GND 445
 D362 364 D362 GND 446
 D363 365 D363 GND 447
 D364 366 D364 GND 448
 D365 367 D365 GND 449
 D366 368 D366 GND 450
 D367 369 D367 GND 451
 D368 370 D368 GND 452
 D369 371 D369 GND 453
 D370 372 D370 GND 454
 D371 373 D371 GND 455
 D372 374 D372 GND 456
 D373 375 D373 GND 457
 D374 376 D374 GND 458
 D375 377 D375 GND 459
 D376 378 D376 GND 460
 D377 379 D377 GND 461
 D378 380 D378 GND 462
 D379 381 D379 GND 463
 D380 382 D380 GND 464
 D381 383 D381 GND 465
 D382 384 D382 GND 466
 D383 385 D383 GND 467
 D384 386 D384 GND 468
 D385 387 D385 GND 469
 D386 388 D386 GND 470
 D387 389 D387 GND 471
 D388 390 D388 GND 472
 D389 391 D389 GND 473
 D390 392 D390 GND 474
 D391 393 D391 GND 475
 D392 394 D392 GND 476
 D393 395 D393 GND 477
 D394 396 D394 GND 478
 D395 397 D395 GND 479
 D396 398 D396 GND 480
 D397 399 D397 GND 481
 D398 400 D398 GND 482
 D399 401 D399 GND 483
 D400 402 D400 GND 484
 D401 403 D401 GND 485
 D402 404 D402 GND 486
 D403 405 D403 GND 487
 D404 406 D404 GND 488
 D405 407 D405 GND 489
 D406 408 D406 GND 490
 D407 409 D407 GND 491
 D408 410 D408 GND 492
 D409 411 D409 GND 493
 D410 412 D410 GND 494
 D411 413 D411 GND 495
 D412 414 D412 GND 496
 D413 415 D413 GND 497
 D414 416 D414 GND 498
 D415 417 D415 GND 499
 D416 418 D416 GND 500
 D417 419 D417 GND 501
 D418 420 D418 GND 502
 D419 421 D419 GND 503
 D420 422 D420 GND 504
 D421 423 D421 GND 505
 D422 424 D422 GND 506
 D423 425 D423 GND 507
 D424 426 D424 GND 508
 D425 427 D425 GND 509
 D426 428 D426 GND 510
 D427 429 D427 GND 511
 D428 430 D428 GND 512
 D429 431 D429 GND 513
 D430 432 D430 GND 514
 D431 433 D431 GND 515
 D432 434 D432 GND 516
 D433 435 D433 GND 517
 D434 436 D434 GND 518
 D435 437 D435 GND 519
 D436 438 D436 GND 520
 D437 439 D437 GND 521
 D438 440 D438 GND 522
 D439 441 D439 GND 523
 D440 442 D440 GND 524
 D441 443 D441 GND 525
 D442 444 D442 GND 526
 D443 445 D443 GND 527
 D444 446 D444 GND 528
 D445 447 D445 GND 529
 D446 448 D446 GND 530
 D447 449 D447 GND 531
 D448 450 D448 GND 532
 D449 451 D449 GND 533
 D450 452 D450 GND 534
 D451 453 D451 GND 535
 D452 454 D452 GND 536
 D453 455 D453 GND 537
 D454 456 D454 GND 538
 D455 457 D455 GND 539
 D456 458 D456 GND 540
 D457 459 D457 GND 541
 D458 460 D458 GND 542
 D459 461 D459 GND 543
 D460 462 D460 GND 544
 D461 463 D461 GND 545
 D462 464 D462 GND 546
 D463 465 D463 GND 547
 D464 466 D464 GND 548
 D465 467 D465 GND 549
 D466 468 D466 GND 550
 D467 469 D467 GND 551
 D468 470 D468 GND 552
 D469 471 D469 GND 553
 D470 472 D470 GND 554
 D471 473 D471 GND 555
 D472 474 D472 GND 556
 D473 475 D473 GND 557
 D474 476 D474 GND 558
 D475 477 D475 GND 559
 D476 478 D476 GND 560
 D477 479 D477 GND 561
 D478 480 D478 GND 562
 D479 481 D479 GND 563
 D480 482 D480 GND 564
 D481 483 D481 GND 565
 D482 484 D482 GND 566
 D483 485 D483 GND 567
 D484 486 D484 GND 568
 D485 487 D485 GND 569
 D486 488 D486 GND 570
 D487 489 D487 GND 571
 D488 490 D488 GND 572
 D489 491 D489 GND 573
 D490 492 D490 GND 574
 D491 493 D491 GND 575
 D492 494 D492 GND 576
 D493 495 D493 GND 577
 D494 496 D494 GND 578
 D495 497 D495 GND 579
 D496 498 D496 GND 580
 D497 499 D497 GND 581
 D498 500 D498 GND 582
 D499 501 D499 GND 583
 D500 502 D500 GND 584
 D501 503 D501 GND 585
 D502 504 D502 GND 586
 D503 505 D503 GND 587
 D504 506 D504 GND 588
 D505 507 D505 GND 589
 D506 508 D506 GND 590
 D507 509 D507 GND 591
 D508 510 D508 GND 592
 D509 511 D509 GND 593
 D510 512 D510 GND 594
 D511 513 D511 GND 595
 D512 514 D512 GND 596
 D513 515 D513 GND 597
 D514 516 D514 GND 598
 D515 517 D515 GND 599
 D516 518 D516 GND 600
 D517 519 D517 GND 601
 D518 520 D518 GND 602
 D519 521 D519 GND 603
 D520 522 D520 GND 604
 D521 523 D521 GND 605
 D522 524 D522 GND 606
 D523 525 D523 GND 607
 D524 526 D524 GND 608
 D525 527 D525 GND 609
 D526 528 D526 GND 610
 D527 529 D527 GND 611
 D528 530 D528 GND 612
 D529 531 D529 GND 613
 D530 532 D530 GND 614
 D531 533 D531 GND 615
 D532 534 D532 GND 616
 D533 535 D533 GND 617
 D534 536 D534 GND 618
 D535 537 D535 GND 619
 D536 538 D536 GND 620
 D537 539 D537 GND 621
 D538 540 D538 GND 622
 D539 541 D539 GND 623
 D540 542 D540 GND 624
 D541 543 D541 GND 625
 D542 544 D542 GND 626
 D543 545 D543 GND 627
 D544 546 D544 GND 628
 D545 547 D545 GND 629
 D546 548 D546 GND 630
 D547 549 D547 GND 631
 D548 550 D548 GND 632
 D549 551 D549 GND 633
 D550 552 D550 GND 634
 D551 553 D551 GND 635
 D552 554 D552 GND 636
 D553 555 D553 GND 637
 D554 556 D554 GND 638
 D555 557 D555 GND 639
 D556 558 D556 GND 640
 D557 559 D557 GND 641
 D558 560 D558 GND 642
 D559 561 D559 GND 643
 D560 562 D560 GND 644
 D561 563 D561 GND 645
 D562 564 D562 GND 646
 D563 565 D563 GND 647
 D564 566 D564 GND 648
 D565 567 D565 GND 649
 D566 568 D566 GND 650
 D567 569 D567 GND 651
 D568 570 D568 GND 652
 D569 571 D569 GND 653
 D570 572 D570 GND 654
 D571 573 D571 GND 655
 D572 574 D572 GND 656
 D573 575 D573 GND 657
 D574 576 D574 GND 658
 D575 577 D5





<Core Design> Place one 0.01uF and two 0.1uF caps per SDRAM.

VREF → VREF



VREF → VREF

<Core Design>



<Core Design>

VREF → VREF

PATENT APPLICATION SERIAL NO. _____

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE
FEE RECORD SHEET

03/10/2004 EFLORES 00000073 60550668

01 FC:1005 160.00 OP