

AAEL  
TK  
7871.99  
.M44  
M331  
1992



---

## LAYOUT MINIMIZATION OF CMOS CELLS

---

**THE KLUWER INTERNATIONAL SERIES  
IN ENGINEERING AND COMPUTER SCIENCE**

**VLSI, COMPUTER ARCHITECTURE AND  
DIGITAL SIGNAL PROCESSING**

*Consulting Editor*  
**Jonathan Allen**

**Latest Titles**

- Iterative Identification and Restoration of Images*, R. L. Lagendijk, J. Biemond  
ISBN: 0-7923-9097-0
- VLSI Design of Neural Networks*, U. Ramacher, U. Ruckert  
ISBN: 0-7923-9127-6
- Synchronization Design for Digital Systems*, T. H. Meng  
ISBN: 0-7923-9128-4
- Hardware Annealing in Analog VLSI Neurocomputing*, B. W. Lee, B. J. Sheu  
ISBN: 0-7923-9132-2
- Neural Networks and Speech Processing*, D. P. Morgan, C. L. Scofield  
ISBN: 0-7923-9144-6
- Silicon-on-Insulator Technology: Materials to VLSI*, J. P. Colinge  
ISBN: 0-7923-9150-0
- Microwave Semiconductor Devices*, S. Yngvesson  
ISBN: 0-7923-9156-X
- A Survey of High-Level Synthesis Systems*, R. A. Walker, R. Camposano  
ISBN: 0-7923-9158-6
- Symbolic Analysis for Automated Design of Analog Integrated Circuits*,  
G. Gielen, W. Sansen,  
ISBN: 0-7923-9161-6
- High-Level VLSI Synthesis*, R. Camposano, W. Wolf,  
ISBN: 0-7923-9159-4
- Integrating Functional and Temporal Domains in Logic Design: The False Path  
Problem and its Implications*, P. C. McGeer, R. K. Brayton,  
ISBN: 0-7923-9163-2
- Neural Models and Algorithms for Digital Testing*, S. T. Chakradhar,  
V. D. Agrawal, M. L. Bushnell,  
ISBN: 0-7923-9165-9
- Monte Carlo Device Simulation: Full Band and Beyond*, Karl Hess, editor  
ISBN: 0-7923-9172-1
- The Design of Communicating Systems: A System Engineering Approach*,  
C. J. Koomey  
ISBN: 0-7923-9203-5
- Parallel Algorithms and Architectures for DSP Applications*,  
M. A. Bayoumi, editor  
ISBN: 0-7923-9209-4
- Digital Speech Processing: Speech Coding, Synthesis and Recognition*,  
A. Nejat Ince, editor  
ISBN: 0-7923-9220-5
- Assessing Fault Model and Test Quality*, K. M. Butler and M. R. Mercer  
ISBN: 0-7923-9222-1
- Optimal VLSI Architectural Synthesis: Area, Performance and Testability*  
C. H. Gebotys and M. I. Elmasry  
ISBN: 0-7923-9223-X

---

# LAYOUT MINIMIZATION OF CMOS CELLS

by

**Robert L. Maziasz**  
and  
**John P. Hayes**

The University of Michigan



**Kluwer Academic Publishers**  
Boston/Dordrecht/London

engn

TK

7871.99

.M44

M331

1992

**Distributors for North America:**

Kluwer Academic Publishers

101 Philip Drive

Assinippi Park

Norwell, Massachusetts 02061 USA

**Distributors for all other countries:**

Kluwer Academic Publishers Group

Distribution Centre

Post Office Box 322

3300 AH Dordrecht, THE NETHERLANDS

---

**Library of Congress Cataloging-in-Publication Data**

Maziasz, Robert L., 1952-

Layout minimization of CMOS cells / by Robert L. Maziasz and John P. Hayes.

p. cm. -- (The Kluwer international series in engineering and computer science : SECS 160)

Includes bibliographical references and index.

ISBN 0-7923-9182-9 (alk. paper)

1. Metal oxide semiconductors, Complementary--Design and construction--Data processing. 2. Computer-aided design.

I. Hayes, John P. (John Patrick), 1944- . II. Title.

III. Series.

TK7871.99.M44M33 1992

621.381'52--dc20

91-34031

CIP

---

**Copyright 1992 by Kluwer Academic Publishers**

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, mechanical, photo-copying, recording, or otherwise, without the prior written permission of the publisher, Kluwer Academic Publishers, 101 Philip Drive, Assinippi Park, Norwell, Massachusetts 02061.

*Printed on acid-free paper.*

Printed in the United States of America

Enqin  
728-1055  
Enqin  
4.10.92

*To our wives*

## TABLE OF CONTENTS

|                                              |    |
|----------------------------------------------|----|
| PREFACE . . . . .                            | xi |
| CHAPTER                                      |    |
| I. INTRODUCTION . . . . .                    | 1  |
| 1.1 Problem and Motivation . . . . .         | 1  |
| 1.2 Layout Styles . . . . .                  | 6  |
| 1.2.1 Semi-Custom Layouts . . . . .          | 6  |
| 1.2.2 Unstructured Methods . . . . .         | 9  |
| 1.2.3 Programmable Logic Arrays . . . . .    | 10 |
| 1.2.4 Gate Matrix Layouts . . . . .          | 12 |
| 1.2.5 Functional Cells . . . . .             | 13 |
| 1.3 Functional Cell Optimization . . . . .   | 17 |
| 1.3.1 Layout Problem . . . . .               | 17 |
| 1.3.2 Prior Work . . . . .                   | 21 |
| 1.4 Proposed Approach . . . . .              | 22 |
| 1.4.1 Philosophy . . . . .                   | 22 |
| 1.4.2 Outline of the Book . . . . .          | 24 |
| II. FUNCTIONAL CELL LAYOUT METHODS . . . . . | 27 |
| 2.1 Functional Cell Design . . . . .         | 27 |

|             |                                                         |            |
|-------------|---------------------------------------------------------|------------|
| 2.2         | Survey of Prior Methods . . . . .                       | 33         |
| 2.2.1       | Static Cells . . . . .                                  | 33         |
| 2.2.2       | Dynamic Cells . . . . .                                 | 43         |
| 2.3         | Critique of Prior Work . . . . .                        | 44         |
| <b>III.</b> | <b>SERIES-PARALLEL CELL WIDTH MINIMIZATION</b>          | <b>49</b>  |
| 3.1         | Graph Optimization Problems . . . . .                   | 50         |
| 3.2         | Theory of Dual Trail Covering . . . . .                 | 55         |
| 3.3         | Optimal Trail Covering without Reordering . . . . .     | 63         |
| 3.4         | Optimal Trail Covering with Reordering . . . . .        | 67         |
| 3.5         | Analysis of Complete Class of Practical Cells . . . . . | 68         |
| 3.6         | Minimum-Width Rows of Cells . . . . .                   | 74         |
| <b>IV.</b>  | <b>PLANAR CELL WIDTH MINIMIZATION</b>                   | <b>77</b>  |
| 4.1         | Nonseries-Parallel Composition . . . . .                | 78         |
| 4.1.1       | Graph Composition . . . . .                             | 79         |
| 4.1.2       | Trail Covering . . . . .                                | 91         |
| 4.2         | P-TrailTrace Algorithm . . . . .                        | 93         |
| 4.2.1       | Description. . . . .                                    | 93         |
| 4.2.2       | Design Example . . . . .                                | 96         |
| 4.2.3       | Optimality. . . . .                                     | 97         |
| 4.2.4       | Time Complexity. . . . .                                | 99         |
| 4.3         | Complete Study of Practical Planar Cells. . . . .       | 99         |
| <b>V.</b>   | <b>SINGLE CELL WIDTH AND HEIGHT MINIMIZATION</b>        | <b>105</b> |
| 5.1         | Layout Problem. . . . .                                 | 105        |
| 5.1.1       | Constraints and Assumptions. . . . .                    | 106        |
| 5.1.2       | Comparison to Other Assumptions. . . . .                | 107        |
| 5.2         | Extension of Series-Parallel Cell Theory. . . . .       | 109        |