



US 20060286755A1

(19) **United States**

(12) **Patent Application Publication**
Brask et al.

(10) **Pub. No.: US 2006/0286755 A1**

(43) **Pub. Date: Dec. 21, 2006**

(54) **METHOD FOR FABRICATING TRANSISTOR WITH THINNED CHANNEL**

(22) Filed: **Jun. 15, 2005**

Publication Classification

(76) Inventors: **Justin K. Brask**, Portland, OR (US);
Robert S. Chau, Beaverton, OR (US);
Suman Datta, Beaverton, OR (US);
Mark L. Doczy, Beaverton, OR (US);
Brian S. Doyle, Portland, OR (US);
Jack T. Kavalieros, Portland, OR (US);
Amlan Majumdar, Portland, OR (US);
Matthew V. Metz, Hillsboro, OR (US);
Marko Radosavljevic, Beaverton, OR (US)



(51) **Int. Cl.**
H01L 31/119 (2006.01)
H01L 31/113 (2006.01)
H01L 31/062 (2006.01)
H01L 29/94 (2006.01)
H01L 29/76 (2006.01)
H01L 21/336 (2006.01)
(52) **U.S. Cl.** **438/299**

Correspondence Address:
BLAKELY SOKOLOFF TAYLOR & ZAFMAN
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1030 (US)

(57) **ABSTRACT**

A method of fabricating a MOS transistor having a thinned channel region is described. The channel region is etched following removal of a dummy gate. The source and drain regions have relatively low resistance with the process.

(21) Appl. No.: **11/154,138**






FIG. 1A
(PRIOR ART)




FIG. 1B
(RELATED ART)




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23

METHOD FOR FABRICATING TRANSISTOR WITH THINNED CHANNEL

FIELD OF THE INVENTION

[0001] The invention relates to the field of semiconductor processing for transistors having thin channel regions.

PRIOR ART AND RELATED ART

[0002] The trend in the fabrication of complementary metal-oxide-semiconductor (CMOS) transistors is to have small channel regions. Examples of a transistor having a reduced body which includes the channel region along with a tri-gate structure are shown in US 2004/0036127. Other small channel transistors are delta-doped transistors formed in lightly doped or undoped epitaxial layers grown on a heavily doped substrate. See, for instance, "Metal Gate Transistor with Epitaxial Source and Drain Regions," application Ser. No. 10/955,669, filed Sep. 29, 2004, assigned to the assignee of the present application.

[0003] One problem with some of these devices is the generally high external resistance that comes about from the thinning of the source and drain regions, sometimes at the edges of the gates. Other devices have similar problems that result in higher external resistance, such as limited available cross-sectional area for source and drain regions. These problems are discussed in conjunction with FIGS. 1A and 1B.

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] FIG. 1A is a plane view of a prior art transistor taken with a scanning electron microscope.

[0005] FIG. 1B is a cross-sectional, elevation view of a depletion mode transistor fabricated on a heavily doped substrate. This figure was taken from the patent application cited in the Prior Art and Related Art section of this application.

[0006] FIG. 2 is a cross-sectional, elevation view of a silicon-on-insulator (SOI) substrate.

[0007] FIG. 3 is a perspective view of the structure of FIG. 2, after the formation of a silicon body, sometimes referred to as a fin.

[0008] FIG. 4 illustrates the structure of FIG. 3, after a dummy gate is fabricated and during a first ion implantation process.

[0009] FIG. 5 illustrates the structure of FIG. 4, after spacers are fabricated and during a second ion implantation step.

[0010] FIG. 6 illustrates the structure of FIG. 5, after forming a dielectric layer.

[0011] FIG. 7 illustrates the structure of FIG. 6, after removal of the dummy gate.

[0012] FIG. 8 is a cross-sectional, elevation view of the structure of FIG. 7 taken through section line 8-8 of FIG. 7.

[0013] FIG. 9 illustrates the structure of FIG. 8, after an etching step which thins the channel region.

[0014] FIG. 10 illustrates the structure of FIG. 9, after forming a high-k gate insulating layer and a metal gate layer.

[0015] FIG. 11 illustrates the structure of FIG. 10 after planarization.

[0016] FIG. 12, which illustrates alternate processing, is a cross-sectional, elevation view, at a point in the processing similar to FIG. 8. In this alternate processing, a hard mask, used to define the silicon body, remains atop the channel region.

[0017] FIG. 13 illustrates the structure of FIG. 12, as viewed through the section lines 13-13 of FIG. 12.

[0018] FIG. 14 illustrates the structure of FIG. 13, after etching which reduced the width of the body in the channel region.

[0019] FIG. 15 is a cross-sectional, elevation view of a SOI substrate.

[0020] FIG. 16 illustrates the structure of FIG. 15, after etching of the silicon layer.

[0021] FIG. 17 illustrates the structure of FIG. 16, with epitaxially grown source and drain regions.

[0022] FIG. 18 illustrates the structure of FIG. 17, after a dielectric layer is formed around the structure and a gate region is exposed.

[0023] FIG. 19 illustrates the structure of FIG. 18, after additional etching.

[0024] FIG. 20 illustrates the structure of FIG. 19, after etching, which thins the channel region.

[0025] FIG. 21 illustrates the structure of FIG. 20, after forming an insulating, high-k layer, and a metal gate layer.

[0026] FIG. 22 illustrates the structure of FIG. 21, after planarization.

[0027] FIG. 23 is a block diagram, incorporating the above-illustrated thinned channel transistors in a system.

DETAILED DESCRIPTION

[0028] A process for fabricating CMOS field-effect transistors and the resultant transistors are described. In the following description, numerous specific details are set forth, such as specific dimensions and chemical regimes, in order to provide a thorough understanding of the present invention. It will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known processing steps, such as cleaning steps, are not described in detail, in order to not unnecessarily obscure the present invention.

[0029] A problem associated with small body devices is illustrated in FIG. 1A. A tri-gate structure 10 is shown traversing a silicon body at the channel region 14 of a transistor. The semiconductor body or fin has been thinned at the gate edges 11. This thinning is the result of processing used for defining the body, forming spacers, and cleaning of oxides. This processing can so reduce the body such that it may no longer have sufficient silicon seed to support the growth of an epitaxial layer. Often, as much as 20-50% of the body at the edge of the gate can be lost during such processing. In addition to yield loss, this results in higher source/drain resistance and the consequential reduction in transistor performance.

[0030] A similar problem is shown in **FIG. 1B**, where the n type or intrinsic channel region **15** is formed between the relatively thin regions **16** of the source and drain extension regions of a depletion mode planar transistor. Thus, the problem of thinning at the gate edges is not limited to tri-gate structures, or for that matter, SOI substrates, but can also occur in a bulk silicon layer or a delta-doped transistor, as shown in **FIG. 1B**. In the structure of **FIG. 1B**, an epitaxial layer is grown on a heavily doped substrate **14**. An etchant discriminates between the epitaxially grown layer and the substrate **14**, allowing the channel region **15** to be defined. The source and drain regions **17** are grown following the etching of the region **15**. The structure is described in the application referenced in the Prior Art and Related Art section of this application.

[0031] In a first embodiment, transistors are fabricated on an oxide layer **20** which is disposed on a silicon substrate **21** shown in **FIG. 2**. The transistor bodies are fabricated from a monocrystalline, silicon layer **24** disposed on the oxide layer **20**. This SOI substrate is well-known in the semiconductor industry. By way of example, the SOI substrate is fabricated by bonding the oxide layer **20** and silicon layer **24** onto the substrate **21**, and then planarizing the layer **24** so that it is relatively thin. Other techniques are known for forming an SOI substrate including, for instance, the implantation of oxygen into the silicon substrate to form a buried oxide layer. Other semiconductor materials, other than silicon, may also be used such as gallium arsenide.

[0032] The layer **24** may be selectively ion implanted with a p type dopant in regions where n channel transistors are to be fabricated, and with a n type dopant in those regions where p channel devices are to be fabricated. This is used to provide the relatively light doping typically found in the channel regions of MOS devices fabricated in a CMOS integrated circuit.

[0033] In the description below, for the first embodiment, the fabrication of a single n channel transistor is described. As will be appreciated in the typical integrated circuit, both n and p channel devices are fabricated. Also, in the processing for the first embodiment, a protective oxide (not shown) is disposed on the silicon layer **24** followed by the deposition of a silicon nitride layer. The nitride layer acts as a hard mask to define silicon bodies such as the silicon body **25** of **FIG. 3**.

[0034] Assume for a particular process that the silicon body, in the channel region of a field-effect transistor, should ideally have a height of 20 nm and a width of 20 nm. Using the prior art processing associated with the transistor of **FIG. 1**, the thickness of the silicon layer from which the body is etched would also have a thickness of 20 nm. As will be seen for the embodiment of **FIGS. 2-11**, the layer **24** may initially be thicker than 20 nm, and will subsequently be thinned in the channel region. This thinning only occurs in the channel region, leaving the source and drain regions thicker, thereby reducing the external resistance. This will become more apparent in the description below.

[0035] A polysilicon layer is formed over the structure of **FIG. 3** and etched to define a dummy gate **30** which extends over the body **25** as seen in **FIG. 4**. (A dummy gate oxide which subsequently acts as an etch stop is not shown.) The region of the body **25** below the dummy gate **30**, as will be seen, is the channel region for this replacement gate process.

Once the dummy gate **30** has been defined, phosphorous or arsenic may be implanted into the body **25** in alignment with the dummy gate, as illustrated by the ion implantation **26**. This ion implantation defines the tip or extension source and drain regions frequently used in CMOS transistors.

[0036] Next, a layer of silicon nitride is conformally deposited over the structure of **FIG. 4**, and is used to fabricate the spacers **38** shown in **FIG. 5**. Ordinary, well-known, anisotropic etching may be used to fabricate the spacers. In one embodiment, a carbon-doped nitride, doped with 5-13% carbon concentration is used for the spacers. As will be discussed later, prior to the formation of the nitride layer, an oxide layer present on the body **25** is removed. This cleaning process is one of the processes that typically reduces the thickness of the body at the edges of the gate. After the spacer formation, the main part of the source and drain regions are formed through ion implantation **35** shown in **FIG. 5**. For the n channel device, arsenic or phosphorous is used with an implant dose of up to 1×10^{19} - 1×10^{20} atoms/cm³.

[0037] A dielectric layer **40** is now conformally deposited over the structure of **FIG. 5**, as shown in **FIG. 6**. This may comprise a silicon dioxide layer which will become an interlayer dielectric (ILD) in an integrated circuit. A low-k dielectric or a sacrificial dielectric layer may be used. In any event, the layer **40** typically has the mechanical strength to withstand a planarization process such as chemical mechanical polishing (CMP).

[0038] After the deposition and planarization of the dielectric layer **40**, a wet etch is used to remove the dummy polysilicon gate **30**, leaving the opening **45**, as shown in **FIG. 7**. (The dummy gate oxide (not shown) is also removed.) The cross-sectional view of **FIG. 8** taken through section line 8-8 of **FIG. 7**, better shows the opening **45**. Also better shown in **FIG. 8**, is that the spacers **38** are recessed at **47** into the body **25**. As mentioned earlier, after the source and drain tip implant and before the spacer material is deposited, an oxide layer is removed from the body **25**. This results in the loss of some of the body material and, in part, accounts for the thinning occurring in the prior art structure shown at **11** of **FIG. 1A**. The removal of this oxide is important in some processes, as will be discussed later.

[0039] Following the removal of the dummy gate, any oxide over the body **25** within the opening **45** is removed in an ordinary cleaning step. Then, the structure of **FIG. 8** is placed in a selective silicon bath such as NH₄OH which reduces the size of the body within the opening **45**. This etching reduces both the height of the body as seen at **50** of **FIG. 9**, as well as the width of the body. This allows the channel region of the body **25** to be thinned to a target height and thickness. Again, assume that the target height and thickness of the body **25** in the channel region is 20×20 nm. A thicker and wider body **25** may be initially formed since it is thinned in this etching step. Importantly, this etching step does not thin the body **25** outside of the channel region. Consequently, if the body **25** is initially thicker and wider, the source and drain regions remain thicker or wider after the channel region has been thinned. Thus, by starting with a thicker and wider body, there is more silicon left after the cleaning process, and the severe thinning shown at **11** of **FIG. 1A** is avoided.

[0040] Next, a gate dielectric **60** is formed on exposed surfaces which includes the sides and top of the body **25**

lying within the opening 45. The layer 60 also deposits on the interior sidewalls of the spacers 38 and on the upper surface of the dielectric layer 40. The gate dielectric, in one embodiment, has a high dielectric constant (k), such as a metal oxide dielectric, for instance, HfO_2 or ZrO_2 or other high k dielectrics, such as PZT or BST. The gate dielectric may be formed by any well-known technique such as atomic layer deposition (ALD) or chemical vapor deposition (CVD). Alternately, the gate dielectric may be a grown dielectric. For instance, the gate dielectric 60, may be a silicon dioxide film grown with a wet or dry oxidation process to a thickness between 5-50 Å.

[0041] Following this, also as seen in FIG. 10, a gate electrode (metal) layer 61 is formed over the gate dielectric layer 60. The gate electrode layer 61 may be formed by blanket deposition of a suitable gate electrode material. In one embodiment, a gate electrode material comprises a metal film such as tungsten, tantalum, titanium and/or nitrides and alloys thereof. For the n channel transistors, a work function in the range of 3.9 to 4.6 eV may be used. For the p channel transistors, a work function of 4.6 to 5.2 eV may be used. Accordingly, for substrates with both n channel and p channel transistors, two separate metal deposition processes may need to be used.

[0042] The metal layer 61 is planarized using, for example CMP, and the planarization continues until at least the upper surface of the dielectric layer 40 is exposed, as shown in FIG. 11.

[0043] Standard processing is now used to complete the transistor of FIG. 11.

[0044] Alternate processing is next described in conjunction with FIGS. 12-14. The numbering used in FIG. 12 includes a "0" after the numbers used in FIGS. 2-11 for corresponding layers and members. For instance, the spacers 38 of FIG. 11 are shown as spacers 380 in FIG. 12. In FIG. 12, a substrate 210, insulator 200 and body 250 are seen along with the source and drain regions.

[0045] The processing leading up to FIG. 12 is the same as the processing as in the prior embodiment, with one exception. This difference is that the hard mask defining the bodies or fins, such as body 250, is not immediately removed after defining the bodies. Rather, the polysilicon dummy gate structure is formed over the hard mask. Then, where the body is not protected by the polysilicon dummy gate, the hard mask is removed. Consequently, the hard mask 260 remains over the channel region, and after the spacers are formed and dummy gate removed, the hard mask 260 is exposed in opening 450 of FIG. 12.

[0046] The structure of FIG. 12 is again illustrated in FIG. 13 from the view taken through the lines 13-13 of FIG. 12. In this view, the silicon body 250 and mask 260 are shown with the spacer 380 in the background. The dimension 280 of FIG. 13 is the width of the body 250 in the channel region.

[0047] Wet etching is now used to etch the silicon body 250 with, for example, NH_4OH . This thins the width of the silicon body without changing its height, as shown in FIG. 14. Note, in FIG. 14 the remaining body 250 is narrower than its original dimension 280, while its height has not changed. For some semiconductor processes, better control may be obtained when only the width of the silicon body is

etched. Thus, only the width of the body in the channel region is reduced to a predetermined target dimension, without reducing the height or width of the source and drain regions as this occurs.

[0048] After this etching step, the hard mask 260 is removed, then the high k dielectric and metal gates are formed, as was the case in the previous embodiment.

[0049] As mentioned earlier, the silicon dioxide layer, which typically is present on the silicon body, is removed before the deposition of the spacer material. This was discussed in conjunction with the recess 47 of FIG. 8. This is done because an undesirable reaction may occur between the oxide layer and the high k dielectric, if a high temperature anneal is used to activate the doping in the source and drain regions after the replacement gate is formed. At least the sides of the oxide layer, if not removed, may contact the high k dielectric and cause this problem. This is not a problem, however, if the annealing of the source and drain regions occurs before the high k dielectric is formed.

[0050] The thinning of the channel region described above can also be used on a planar, bulk transistor or a transistor formed in a delta-doped substrate. FIGS. 15-21 below describe the formation of a depletion mode transistor with raised source and drain regions, where controlled thinning of the channel region occurs.

[0051] FIG. 15 illustrates an SOI substrate having a base 100, oxide layer 102 and a monocrystalline silicon layer 103. For the depletion mode transistor, the layer 103, or at least the region where the depletion mode transistor is fabricated, is lightly doped with an n type dopant or is intrinsic silicon, or other semiconductor material. A gate structure is fabricated on a dummy gate oxide layer 110. This structure comprises a polysilicon dummy gate 104 and spacers 105.

[0052] Following this, as shown in FIG. 16, the semiconductor layer 103 is etched isotropically in alignment with the gate structure. This etching undercuts the gate structure as illustrated at undercut 114. The remaining silicon from layer 103, is the channel region 119, seen in FIG. 16.

[0053] Raised source and drain regions are then epitaxially grown to establish a shallow, highly doped source/drain tip (extension) that laterally extends the distance under the gate edge to the channel region 119. Separate processing is used for the p-channel and n-channel transistors with each of the source and drain regions being grown in different processing, both with in-situ doping. This results in the source and drain regions being highly doped, in one case with a p-type dopant, and in the other case with an n-type dopant.

[0054] In forming a PMOS transistor, the source and drain regions are raised as illustrated. They may be formed by selectively depositing epitaxial boron (B) doped silicon or SiGe with germanium concentrations up to 30%, as an example. Under the processing conditions of 100 sccm of dichlorosilane (DCS), 20 slm H_2 , 750-800° C., 20 Torr, 150-200 sccm HCl, a diborane (B_2H_6) flow of 150-200 sccm and a GeH_4 flow of 150-200 sccm, a highly doped SiGe film with a deposition rate of 20 nm/min, B concentration of $1\text{E}20\text{ cm}^{-3}$ and a germanium concentration of 20% is achieved. A low resistivity of 0.7-0.9 mOhm-cm resulting from the high B concentration in the film provides the benefit of high conductivity in the tip source/drain regions

and thereby reduced R_{external} . SiGe in the source/drain regions exerts compressive strain on the channel, which in turn results in enhanced mobility and improved transistor performance.

[0055] For an NMOS transistor, the source/drain regions are formed, for instance, using in-situ phosphorous doped silicon deposited selectively under processing conditions of 100 sccm of DCS, 25-50 sccm HCl, 200-300 sccm of 1% PH_3 with a carrier H_2 gas flow of 20 slm at 750°C . and 20 Torr. A phosphorous concentration of $2\text{E}20\text{ cm}^{-3}$ with a resistivity of 0.4-0.6 mOhm-cm is achieved in the deposited film.

[0056] The resultant structure is shown in FIG. 17. Ion implantation of boron may be used to more heavily dope the source and drain region beyond the edges of the gate structure shown in FIG. 17.

[0057] A dielectric layer 130 is now formed over the structure of FIG. 17. This corresponds to the dielectric layers 40 and 400 in the prior embodiments. Again, this layer may be an ILD layer or a sacrificial layer. An etchant is used to etch away the dummy gate, providing an opening 140 seen in FIG. 18. This exposes the underlying oxide layer 110. The oxide layer 110 is removed with an ordinary etchant as shown in FIG. 19, thereby exposing the channel region 119.

[0058] Now, the channel region can be etched to reduce its cross section as shown in FIG. 20. A tetramethylammonium hydroxide (TMAH) or ammonium hydroxide solution with an appropriate pH value is used to selectively etch the exposed n type or intrinsic silicon channel region 119 without affecting the p+ source and drain regions. This etchant is highly selective, and thus leaves in place the tips 150 of the source and drain regions 120 while the thinning of the channel region 119 occurs. The boron-doped silicon has a sufficiently different lattice energy than the phosphorous- or arsenic-doped silicon, thereby allowing this selective etching to occur. In one process, this etching is done at a megasonic energy level of between 600 and 1100 kHz. The tips 150 shown in FIG. 20, thus remain even though the channel region falls below the raised source and drain regions.

[0059] A high k dielectric gate layer 122 may next be conformally deposited using, for instance, ALD. Following this, metal gate layer 124 is formed. The appropriate work function for the layer 124 is used as discussed above for the layer 61.

[0060] The structure of FIG. 21 is planarized with, for instance, CMP to provide the structure of FIG. 22. In the finished device, the final recessed channel 119 thus has raised, source/drain extension regions. This allows the current from the channel inversion layer to spread upward into these extension regions as shown by the lines 125. In contrast in examining FIG. 1B at 16, the current can only spread outward and downward, thereby resulting in higher series resistance.

[0061] The transistor fabricated as described above may be incorporated into an integrated circuit, central processing unit, which in turn is part of a computing device or system. FIG. 23 illustrates such a system 600 in accordance with one embodiment. As illustrated, for the embodiment, system 600 includes computing device 602 for processing data. Com-

puting device 602 may include a motherboard 604. Motherboard 604 may include in particular a processor 606, and a networking interface 608 coupled to a bus 610. More specifically, processor 606 may comprise the transistors of FIG. 11 or 22, as examples, of the above-described transistor.

[0062] Depending on the applications, system 600 may include other components, including but are not limited to, volatile and non-volatile memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, mass storage (such as hard disk, compact disk (CD), digital versatile disk (DVD) and so forth), and so forth.

[0063] In various embodiments, system 600 may be a personal digital assistant (PDA), a mobile phone, a tablet computing device, a laptop computing device, a desktop computing device, a set-top box, an entertainment control unit, a digital camera, a digital video recorder, a CD player, a DVD player, or other digital device of the like.

[0064] Thus, improved processing has been described that allows a channel region to be controllably thinned, and that permits the source/drain regions to have less resistance.

What is claimed is:

1. A method for fabricating a transistor comprising:

defining a semiconductor body;

forming a dummy gate over the body to define a channel region in the body;

implanting the body to form a source region and drain region;

surrounding the dummy gate with an insulating material;

removing the dummy gate;

etching the channel region of the body; and

forming a permanent gate on the etched channel region.

2. The method defined by claim 1, wherein the etching of the channel region of the body reduces the cross-sectional area of the body in the channel region without reducing the cross-sectional area of the source region and drain region.

3. The method defined by claim 1, wherein the implanting the body comprises:

using a first ion implant in alignment with the dummy gate to form a tip source region and a tip drain region;

forming spacers on sides of the dummy gate;

using a second ion implant in alignment with the spacers to form a main source region and a main drain region.

4. The method defined by claim 1, wherein the forming of the permanent gate comprises forming a high-k insulation over the channel region and forming a metal gate on the insulation.

5. The method defined by claim 4, wherein the spacers comprise a carbon doped nitride.

6. The method defined by claim 4, wherein the metal gate has a work function between 3.9 and 5.2 eV.

7. A method for fabricating a transistor comprising:

defining a semiconductor body with a mask;

forming a dummy gate over the body to define a channel region in the body, leaving the mask in place on at least a portion of the body covered by the dummy gate;

implanting the body to form a source and drain region;
surrounding the dummy gate with dielectric material;
removing the dummy gate;

etching the channel region of the body with an etchant which etches the body with the mask in place so as to reduce the width of the body disposed beneath the mask;

removing the mask; and

forming a permanent gate structure on the channel region.

8. The method defined by claim 7, wherein the implanting of the body comprises:

using a first implant in alignment with the dummy gate to form tip source and drain regions;

forming spacers on sides of the dummy gate; and

using a second implant in alignment with the spacers to form main source and drain regions.

9. The method defined by claim 8, wherein the forming of the permanent gate structure comprises forming a high-k insulation over the channel region and forming a metal gate on the insulation.

10. The method defined by claim 9, wherein the metal gate has a work function between 3.9 and 5.2 eV.

11. The method defined by claim 9, wherein the spacers comprise a carbon doped nitride.

12. A method for fabricating a transistor comprising:

forming a dummy gate structure on an n-type or intrinsic semiconductor region;

etching the semiconductor region so as to undercut the dummy gate structure to define a channel region;

growing p type source and drain regions which extend into the undercut, adjacent the channel region;

removing at least part of the dummy gate structure so as to expose the channel region;

etching the channel region with an etchant which discriminates between the p type source and drain regions and the n type or intrinsic channel region so as to reduce the cross-sectional area of the channel region without substantially reducing the cross-sectional area of the source and drain regions; and

forming a permanent gate structure.

13. The method defined by claim 12, wherein the channel region is etched to a height which is below a height of the source and drain regions.

14. The method defined by claim 13, wherein the etching of the channel region employs a wet etchant.

15. The method defined by claim 14, wherein the wet etchant comprises tetramethylammonium hydroxide or ammonium hydroxide solution.

16. The method defined by claim 13, wherein the etching is done at an energy level of between 600 and 1100 kHz.

17. The method defined by claim 12, wherein the forming of the gate structure comprises forming a high-k metal oxide dielectric and a metal gate.

18. The method defined by claim 17, wherein the metal gate has a work function of between 4.6 and 5.2 eV.

19. The method defined by claim 12, wherein the semiconductor region is formed on a silicon-on-insulator substrate.

20. The method defined by claim 12, wherein the semiconductor region is formed on a delta-doped substrate.

* * * * *