






FIG. 1A




FIG. 1B










FIG. 1C








FIG. 4C




FIG. 4F




FIG. 4B




FIG. 4E




FIG. 4A










FIG. 4D



## METHOD FOR FORMING HIGH GERMANIUM CONCENTRATION SIGE STRESSOR

### CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] The present application claims priority of U.S. Provisional Patent Application Ser. No. 61/229,253, filed on Jul. 28, 2009, which is incorporated herein by reference in its entirety.

### TECHNICAL FIELD

[0002] This disclosure relates generally to integrated circuits, and more particularly, to a SiGe source-drain stressor in a semiconductor transistor structure.

### BACKGROUND

[0003] Strain engineering is employed in semiconductor manufacturing to enhance device performance. Performance benefits are achieved by modulating strain in the transistor channel, which enhances electron mobility (or hole mobility) and thereby conductivity through the channel.

[0004] In CMOS technologies, PMOS and NMOS respond differently to different types of strain. Specifically, PMOS performance is best served by applying compressive strain to the channel, whereas NMOS receives benefit from tensile strain. SiGe(Si<sub>1-x</sub>Ge<sub>x</sub>), consisting of any molar ratio of silicon and germanium, is commonly used as a semiconductor material in integrated circuits (ICs) as a strain-inducing layer for strained silicon in CMOS transistors.

[0005] Strained silicon is a layer of silicon in which the silicon atoms are stretched beyond their normal inter atomic distance. This can be accomplished by putting the layer of silicon over a substrate of silicon germanium (SiGe), for example. As the atoms in the silicon layer align with the atoms of the underlying silicon germanium layer, which are arranged farther apart with respect to those of a bulk silicon crystal, the links between the silicon atoms become stretched—thereby leading to strained silicon.

[0006] Currently, the PMOS strain is realized by undercutting the source/drain area and epitaxially growing SiGe film in the undercut region. The larger lattice constant of the SiGe film provides the uniaxial strain to the Si channel. The higher the Ge concentration, the larger the strain and thus better performance. However, the Ge incorporation into the SiGe film is limited by the epitaxial process. Very high Ge concentration SiGe film is difficult to realize using the conventional epitaxial method, which is extremely sensitive to surface preparation, pre-cursors used and growth conditions. It is challenging to meet the ever-increasing Ge concentration requirement and maintain proper control of the SiGe profile for the SiGe source/drain (S/D) in PMOS with epitaxial growth.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0007] For a more complete understanding of exemplary embodiments of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

[0008] FIG. 1A-FIG. 1C illustrate an exemplary process for SiGe stressor with high Ge concentration according to one embodiment of this invention;

[0009] FIG. 2A-FIG. 2F illustrate one embodiment of the process for a planar device with strained source drain (SSD);

[0010] FIG. 3A-FIG. 3F illustrate another embodiment of the process for a planar device without SSD;

[0011] FIG. 4A-FIG. 4F illustrate one embodiment of the process for a FinFET or Trigate device with strained source drain (SSD); and

[0012] FIG. 5A-FIG. 5F illustrate another embodiment of the process for a FinFET or Trigate device without SSD.

### DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

[0013] The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.

[0014] A method for producing a SiGe stressor with high Ge concentration is provided. This method converts a SiGe film with low Ge concentration into a SiGe film with very high Ge concentration, without the need to epitaxially form a high Ge concentration source/drain (S/D). By having a separate oxidation step and diffusion step for the condensation process, high Ge concentration SiGe profile can be formed and properly controlled. This method is applicable to both planar and FinFET devices on either bulk Si or SOI (silicon on insulator) substrate. Throughout the various views and illustrative embodiments of the present invention, like reference numbers are used to designate like elements.

[0015] FIGS. 1A-1C illustrate an exemplary process for a SiGe stressor with high Ge concentration. In FIG. 1A, a SiGe film layer 106 and a Si cap layer 108 are deposited on the Si substrate 102 (the substrate 102 can also be SiGe substrate or relaxed SiGe film on Si substrate) beside spacer layer 116 in the S/D area. The channel area 104 below the gate 118 can comprise Si or SiGe channel. The Si cap layer 108 serves as the starting point for oxidation. The oxide quality of a SiGe film in general can be poor and its oxidation front can be hard to control without the Si cap layer 108. Having the Si cap layer 108 helps to form a uniform oxide layer 112 (shown in FIG. 1B) to begin with and makes the overall condensation profile easier to control.

[0016] In FIG. 1B, a low temperature thermal oxidation (dry or wet, preferably wet to lower the temperature) is performed to form a localized high Ge percentage (concentration) SiGe film layer 110 at the bottom interface with little or completely without Ge diffusion through SiGe/Si interface into the substrate 102 at this step. (The top portion of the SiGe film layer 106 and the Si cap layer 108 are converted to the oxide layer 112, while the bottom portion of the SiGe film layer 106 is converted to the high Ge percentage SiGe film layer 110.) This thermal oxidation step can also comprise at least two stages each with different temperatures and durations to ensure little to no Ge diffusion during the process at this step. For example, a first stage can be a 1-hr thermal oxidation at 750° C. and a second stage can be a 2-hr thermal oxidation at 600° C. In general, thermal oxidation processes 500° C.-850° C. can be used for the low temperature thermal oxidation.

[0017] In FIG. 1C, a thermal diffusion is performed to form SiGe stressor 114 with the desired profile and depth. Later, the top oxide layer 112 is removed and regular processing can

continue. The oxidation and thermal diffusion steps can be combined and performed simultaneously if an optimal temperature can be identified to simultaneously achieve oxidation and desired diffusion profile.

**[0018]** The SiGe film layer **106** has a composition ratio of Si:Ge=1-x: x (i.e.,  $\text{SiGe}(\text{Si}_{1-x}\text{Ge}_x)$ ), while the condensed SiGe stressor film **114** has a composition ratio of Si:Ge=1-y:y (i.e.,  $\text{SiGe}(\text{Si}_{1-y}\text{Ge}_y)$ ), where x and y represent the Ge percentage in each SiGe film ( $y>x$ ). The SiGe stressor layer **114** has a higher Ge concentration than deposited SiGe film layer **106**, and applies uniaxial compressive strain to the channel **104**.

**[0019]** By having a separate (low-temperature) oxidation step and a Ge diffusion step for the condensation process, a higher Ge concentration profile in SiGe S/D stressor film **114** can be formed and properly controlled from the originally deposited SiGe film **106** having a low Ge concentration percentage. Low temperature thermal oxidation (e.g., below  $800^\circ\text{C}$ . for  $x<0.5$  and below  $600^\circ\text{C}$ . for x approaching 1, where x is the number in  $\text{Si}_{1-x}\text{Ge}_x$ ) that does not incur Ge diffusion is to obtain a localized, non-diffused high Ge percentage SiGe film **110**. This can be achieved through high water vapor pressure wet oxidation, for example.

**[0020]** The two-step process of oxidation and diffusion eliminates the need for silicon on insulator (SOI) substrate in the conventional condensation process, which relies on the presence of oxide to block uncontrolled Ge diffusion. Disclosed embodiments of the present invention are also applicable to three-dimensional (3D) structures. The condensed high Ge concentration SiGe stressor area **114** is naturally close to the surface channel **104**, resulting in effective strain on the device channel. Also, disclosed embodiments of the present invention work on high Ge percentage SiGe channel (e.g.,  $\text{Si}_{0.5}\text{Ge}_{0.5}$ ) devices, which by itself alone cannot compete performance-wise against a typical uniaxial strained Si device without further stress from the S/D.

**[0021]** FIGS. 2A-2F illustrate one embodiment of the process for a planar device with strained source drain (SSD). In FIG. 2A, the process starts with SSD and SiGe epi layer **202**. The substrate **102**, channel **104**, dielectric layer **204**, gate **206**, and sidewall spacer **208** are also shown. In FIG. 2B, a SiGe film **106** (Ge concentration can be either higher or lower than that of **202**) is deposited on top of the SiGe epi layer **202**. Optionally, a Si cap layer **108** is deposited on top of the SiGe film **106** to help uniform oxidation as shown in FIG. 2C. After low temperature oxidation in FIG. 2D, high Ge percentage SiGe film **110** and oxidation layer **112** are formed. In FIG. 2E, thermal diffusion is performed to form a condensed high Ge concentration SiGe stressor film **114**. The Ge concentration of the SiGe film **114** is higher than the original SiGe epi layer **202**. In FIG. 2F, the oxide layer **112** can be removed.

**[0022]** FIGS. 3A-3F illustrate another embodiment of the process for a planar device without SSD according to one aspect of this invention. In FIG. 3A, the process starts without SSD. The substrate **102**, the channel layer **104**, the dielectric layer **204**, the gate **206**, and the sidewall spacer **208** are shown. In FIG. 3B, a SiGe film **106** is deposited on top of the channel layer **104**. Optionally, a Si cap layer **108** is deposited on top of the SiGe film **106** to help uniform oxidation as shown in FIG. 3C. After low temperature oxidation in FIG. 3D, high Ge percentage SiGe film **110** and oxidation layer **112** are formed. In FIG. 3E thermal diffusion is performed to form a condensed high Ge concentration SiGe stressor **114**. In FIG. 3F, the oxide layer **112** can be removed.

**[0023]** FIGS. 4A-4F illustrate one embodiment of the process for a FinFET device with strained source drain (SSD). FIG. 4A shows a cross section of Si S/D fin area **402** on substrate **102** and shallow trench isolation **406** along a gate direction. In FIG. 4B, anisotropic SSD etch and SiGe epi growth processes are performed on the Si S/D fin area **402** on top of Si substrate **102** to form SiGe film layer **106**. In FIG. 4C, a Si cap layer **108** can be optionally deposited on top of the SiGe film **106** to help uniform oxidation. After low temperature oxidation in FIG. 4D, high Ge percentage SiGe film **110** and oxidation layer **112** are formed over the fin area **404**. In FIG. 4E, thermal diffusion is performed to form a condensed high Ge concentration SiGe stressor **114**. The Ge concentration of the SiGe stressor **114** is higher than the SiGe film **106**. It is also possible that the entire S/D area, **404**, is uniformly converted to higher Ge concentration SiGe (i.e.,  $404=114$ ). In FIG. 4F, the oxide layer **112** can be removed.

**[0024]** FIGS. 5A-5F illustrate another embodiment of the process for a FinFET device without SSD. FIG. 5A shows a cross section of Si S/D fin area **402** on substrate **102** and shallow trench isolation **406** along a gate direction. In FIG. 5B, a SiGe film layer **106** is grown over the Si S/D Fin area **402** on top of Si substrate **102**. In FIG. 5C, a Si cap layer **108** can be optionally deposited on top of the SiGe film **106** to help uniform oxidation. After low temperature oxidation in FIG. 5D, high Ge percentage SiGe film **110** and oxidation layer **112** are formed over the fin area **402**. In FIG. 5E, thermal diffusion is performed to form a condensed high Ge concentration SiGe stressor **114**. The Ge concentration of the SiGe stressor **114** is higher than the SiGe film **106**. Again, it is possible that the entire S/D area, **404**, is uniformly converted to higher Ge concentration SiGe. In FIG. 5F, the oxide layer **112** can be removed.

**[0025]** The advantageous features of disclosed embodiments of the present invention include much higher uniaxial compressive stress on the channel achieved without redeveloping a SiGe process that relieves the pressure of forming higher and higher Ge concentration SiGe film with epitaxy, and the elimination of critical thickness constraint, i.e., strained source drain (SSD) depth. Also, the present methods can provide a uniaxial strain from higher Ge concentration SiGe S/D on the SiGe channel, in addition to the biaxial strain from the SiGe channel on Si substrate (e.g.,  $\text{Si}_{0.5}\text{Ge}_{0.5}$  channel with SiGe S/D having Ge greater than 50%).

**[0026]** In some embodiments, a method to form a SiGe stressor with high Ge concentration includes providing a semiconductor substrate with a source area, a drain area, and a channel between the source area and the drain area; depositing the SiGe film layer on the source area and/or the drain area; performing a low temperature thermal oxidation to form an oxide layer at the top of the deposited SiGe layer and to convert the bottom of the deposited SiGe film to a high Ge percentage SiGe film without Ge diffusion into the Si substrate; performing a thermal diffusion to form the SiGe stressor from the converted high Ge percentage SiGe film layer, wherein the SiGe stressor provides uniaxial compressive strain on the channel; and removing the oxide layer.

**[0027]** The method can further include depositing an additional Si cap layer on the SiGe film layer prior to performing the low temperature thermal oxidation. The low temperature thermal oxidation can be performed, as an example but not limited to, using a high water vapor pressure wet oxidation process. The low temperature thermal oxidation can have at least two stages with different temperatures and durations.

The low temperature thermal oxidation and the thermal diffusion can be two separated steps or can be performed simultaneously. An additional SiGe film layer can be deposited on the SiGe source area and/or the drain area that are formed by traditional epitaxial method or the previously stated condensation method. The Ge concentration of the deposited SiGe film can be either higher or lower than the Ge concentration of the SiGe source/drain. After the process of the present invention, the Ge concentration in the SiGe source/drain area will be higher than its previous value.

**[0028]** In some embodiments, the channel can comprise SiGe. The Si substrate can apply bi-axial strain on the SiGe channel. Using the method stated in this invention, the Ge concentration of the SiGe stressor can be higher than the Ge concentration of the channel to which an additional uni-axial strain is applied from the stressor. For example, the channel can comprise  $\text{Si}_{0.5}\text{Ge}_{0.5}$ , and/or the SiGe stressor can have more than 50% Ge.

**[0029]** A skilled person in the art will appreciate that there can be many embodiment variations. Although exemplary embodiments of the present invention and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure herein, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

What is claimed is:

1. A method for forming a SiGe stressor, said method comprising:

depositing a first SiGe layer in at least one of a source area and a drain area on a semiconductor substrate having a channel between the source area and the drain area; and converting a top portion of the first SiGe layer to an oxide layer and a bottom portion of the first SiGe layer to a second SiGe layer, wherein the second SiGe layer has a higher Ge concentration than the first SiGe layer.

2. The method of claim 1, further comprising, prior to the converting the top portion of the first SiGe layer to the oxide layer and the bottom portion of the first SiGe layer to the second SiGe layer, depositing a Si cap layer on the first SiGe layer.

3. The method of claim 1, further comprising performing a thermal diffusion process to form a SiGe stressor from the second SiGe layer.

4. The method of claim 1, wherein the converting includes thermal oxidation.

5. The method of claim 4, wherein the thermal oxidation is performed using a water vapor pressure wet oxidation process.

6. The method of claim 4, wherein the thermal oxidation includes at least two stages each utilizing different temperatures and durations.

7. The method of claim 4, wherein the thermal oxidation has a process temperature about 600° C.-800° C.

8. The method of claim 1, wherein the channel comprises SiGe and the Ge concentration of the second SiGe layer is higher than the channel.

9. The method of claim 1, wherein the semiconductor substrate comprises Si, SiGe, or relaxed SiGe film on Si.

10. A method for forming a SiGe stressor, comprising: depositing a first SiGe layer in at least one of a source area and a drain area on a semiconductor substrate having a channel between the source area and the drain area; depositing a Si cap layer on the first SiGe layer; and performing a thermal oxidation to convert a top portion of the first SiGe layer to an oxide layer and to convert a bottom portion of the first SiGe layer to a second SiGe layer, wherein the second SiGe layer has a higher Ge percentage than the first SiGe layer.

11. The method of claim 10, further comprising performing a thermal diffusion to form a SiGe stressor from the second SiGe layer.

12. The method of claim 11, wherein the thermal oxidation is performed using a water vapor pressure wet oxidation process.

13. The method of claim 11, wherein the thermal oxidation includes at least two stages each utilizing different temperatures and durations.

14. The method of claim 10, wherein the thermal oxidation has a process temperature about 600° C.-800° C.

15. The method of claim 10, wherein the channel comprises SiGe and a Ge concentration of the SiGe stressor is higher than a Ge concentration of the channel.

16. The method of claim 10, wherein the semiconductor substrate comprises Si, SiGe, or relaxed SiGe film on Si.

17. An integrated circuit transistor structure, comprising: a semiconductor substrate; a first SiGe layer in at least one of a source area and a drain area on the semiconductor substrate, wherein the first SiGe layer has a Ge concentration of 50 percent or more; and a channel between the source area and the drain area.

18. The structure of claim 17, further comprising a second SiGe layer under the first SiGe layer, wherein the second SiGe layer has a lower Ge concentration than the first SiGe layer.

19. The structure of claim 17, wherein the source area, the drain area, and the channel are shaped in a fin structure.

20. The structure of claim 19, further comprising a second SiGe layer under the first SiGe layer, wherein the second SiGe layer has a lower Ge concentration than the first SiGe layer.

\* \* \* \* \*