(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
22 April 2004 (22.04.2004)

PCT

(10) International Publication Number
WO 2004/034365 A1

(51) International Patent Classification[7]: G09G 3/30, 3/32

(21) International Application Number:
PCT/IB2003/004136

(22) International Filing Date:
15 September 2003 (15.09.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0223305.4 8 October 2002 (08.10.2002) GB

(71) Applicant *(for all designated States except US)*: **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor; and

(75) Inventor/Applicant *(for US only)*: **STEER, William, A.** [GB/GB]; Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).

(74) Agent: **TURNER, Richard, C.**; Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ELECTROLUMINESCENT DISPLAY DEVICES



(57) Abstract: An active matrix electroluminescent display device comprises an array of display pixels. In each pixel, a first switch connects power from a power supply line to the display element and a second switch routes current from a current-measurement supply line to the display element. The gate voltage applied to a drive transistor is controlled by a feedback system, such that control voltage is controlled in closed loop manner to achieve the desired current. The control voltage can then be used for subsequent addressing of the pixel.

WO 2004/034365 A1

DESCRIPTION

ELECTROLUMINESCENT DISPLAY DEVICES

This invention relates to electroluminescent display devices, particularly active matrix display devices having thin film switching transistors associated with each pixel.

Matrix display devices employing electroluminescent, light-emitting, display elements are well known. The display elements may comprise organic thin film electroluminescent elements, for example using polymer materials, or else light emitting diodes (LEDs) using traditional III-V semiconductor compounds. Recent developments in organic electroluminescent materials, particularly polymer materials, have demonstrated their ability to be used practically for video display devices. These materials typically comprise one or more layers of a semiconducting conjugated polymer sandwiched between a pair of electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer.

The polymer material can be fabricated using a CVD process, or simply by a spin coating technique using a solution of a soluble conjugated polymer. Ink-jet printing may also be used. Organic electroluminescent materials exhibit diode-like I-V properties, so that they are capable of providing both a display function and a switching function, and can therefore be used in passive type displays. Alternatively, these materials may be used for active matrix display devices, with each pixel comprising a display element and a switching device for controlling the current through the display element.

Display devices of this type have current-driven display elements, so that a conventional, analogue drive scheme involves supplying a controllable current to the display element. It is known to provide a current source transistor as part of the pixel configuration, with the gate voltage supplied to the current source transistor determining the current through the display

element. A storage capacitor holds the gate voltage after the addressing phase.

Figure 1 shows a known pixel circuit for an active matrix addressed electroluminescent display device. The display device comprises a panel having a row and column matrix array of regularly-spaced pixels, denoted by the blocks 1 and comprising electroluminescent display elements 2 together with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors 4 and 6. Only a few pixels are shown in the Figure for simplicity. In practice, there may be several hundred rows and columns of pixels. The pixels 1 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 8 and a column, data, driver circuit 9 connected to the ends of the respective sets of conductors.

The electroluminescent display element 2 comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements 2 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. Typically, the thickness of the organic electroluminescent material layer is between 100 nm and 200nm. Typical examples of suitable organic electroluminescent materials which can be used for the elements 2 are known and described in EP-A-0 717446. Conjugated polymer materials as described in WO96/36959 can also be used.

Figure 2 shows in simplified schematic form a known pixel and drive circuitry arrangement for providing voltage-programmed operation. Each pixel 1 comprises the EL display element 2 and associated driver circuitry. The

driver circuitry has an address transistor 16 which is turned on by a row address pulse on the row conductor 4. When the address transistor 16 is turned on, a voltage on the column conductor 6 can pass to the remainder of the pixel. In particular, the address transistor 16 supplies the column conductor voltage to a current source 20, which comprises a drive transistor 22 and a storage capacitor 24. The column voltage is provided to the gate of the drive transistor 22, and the gate is held at this voltage by the storage capacitor 24 even after the row address pulse has ended. The drive transistor 22 draws a current from the power supply line 26.

The drive transistor 22 in this circuit is implemented as a PMOS TFT, so that the storage capacitor 24 holds the gate-source voltage fixed. This results in a fixed source-drain current through the transistor, which therefore provides the desired current source operation of the pixel.

The above basic pixel circuit is a voltage-programmed pixel, and there are also current– programmed pixels which sample a drive current. However, all pixel configurations require current to be supplied to each pixel.

One problem with voltage programmed pixels, particularly using polysilicon thin film transistors, is that different transistor characteristics across the substrate (particularly the threshold voltage) give rise to different relationships between the gate voltage and the source-drain current, and artefacts in the displayed image result.

It has been recognised that a current- programmed pixel can reduce or eliminate the effect of transistor variations across the substrate. For example, a current- programmed pixel can use a current mirror to sample the gate-source voltage on a sampling transistor through which the desired pixel drive current is driven. The sampled gate-source voltage is used to address the drive transistor. This partly mitigates the problem of uniformity of devices, as the sampling transistor and drive transistor are adjacent each other over the substrate and can be more accurately matched to each other. Another current sampling circuit uses the same transistor for the sampling and driving, so that no transistor matching is required, although additional transistors and address lines are required.

A further problem with LED displays arises from the significant currents drawn by the pixels. The displays are typically backward-emitting, through the substrate carrying the active matrix circuitry. This is the preferred arrangement because the desired cathode material of the EL display element is opaque, so that the emission is from the anode side of the EL diode, and furthermore it is not desirable to place this preferred cathode material against the active matrix circuitry. Metal row conductors are formed to define power supply lines, and for these backward emitting displays they need to occupy the space between display areas, as they are opaque. For example, in a 12.5cm (diagonal) display, which is suitable for portable products, the row conductor may be approximately 11cm long and 20μm wide. For a typical metal sheet resistance of 0.2Ω/square, this gives a line resistance for a metal row conductor of 1.1kΩ. A bright pixel may draw around 8μA, and the current drawn is distributed along the row. The significant row conductor resistance gives rise to voltage drops along the row conductors, and these voltage variations along the power supply line alter the gate-source voltage on the drive transistors, and thereby affect the brightness of the display. Furthermore, as the currents drawn by the pixels in the row are image-dependent, it is difficult to correct the pixel drive levels by data correction techniques, and the distortion is essentially a cross talk between pixels in different columns.

The voltage drops can be reduced by a factor of 4 by drawing current from both ends of the row, and improvements in efficiency of the EL materials can also reduce the current drawn. Nevertheless significant voltage drops are still present. These voltage drops also give rise to performance limitations in current mirror pixel circuits, and thin film transistors are inherently non-ideal current source devices (the output current will in fact depend on both the source and drain voltages rather than only on the gate-source voltage).

According to the invention, there is provided an active matrix electroluminescent display device comprising an array of display pixels, each pixel comprising:

an electroluminescent (EL) display element and a drive transistor for driving a current through the display element;

a first switch (30) enabling power from a power supply line (26) to be supplied to the display element;

a second switch for routing current from a current-measurement supply line to the display element, the first and second switches being operated in complementary manner; and

a control line for controlling the gate voltage applied to the drive transistor, wherein a feedback system is provided between the current-measurement supply line and the control line.

This arrangement implements a feedback path between a current-measurement supply line used only for a pixel programming phase and the normal control line to which the pixel drive signal is provided, such that the control line voltage can be controlled in closed loop manner to achieve the desired current. The resulting control voltage can then be used forthe remainder of the frame period. Thus, the desired pixel current is used as the input signal, and the actual current flowing is used as a feedback signal during the addressing phase. This enables differences in drive transistor characteristics to be tolerated. The pixel is then driven using the programmed voltage level during the remainder of the frame period. In particular, the feedback system enables a gate voltage to be determined corresponding to a desired current flow through the drive transistor.

The feedback system is preferably provided in a column driver of the display device.

Each pixel preferably further comprises an address transistor connected between the control line and the gate of the drive transistor. This is used to enable the control signal on a control line (typically a column line) to be applied to the correct pixel row. The address transistor, and the first and second switches can each be controlled by a shared control line, thereby simplifying implementation of the invention. The address transistor and the second switch are controlled synchronously, and they both form the feedback loop during the

pixel programming stage, whereas the first switch is not used during programming but is used during the remainder of the frame period.

Each switch may of course comprise a transistor, and one of the switches can be an NMOS TFT and the other a PMOS TFT.

The feedback system, in the peripheral circuitry, may comprise a current-to-voltage converter section for providing a first voltage corresponding to the current drawn from the current-measurement supply line, and a comparator section for comparing the first voltage with an input voltage representing the desired current. These effectively provide measurement of the current drawn and comparison with the desired current (although converted into the voltage domain). A drive section then provides a voltage on the control line, the feedback loop being in equilibrium when the control line voltage provides drive of the drive transistor giving rise to the desired current.

The device is thus operable in two modes:

a first pixel programming mode in which a desired pixel drive current is drawn from the current-measurement supply line and the feedback system generates the corresponding gate voltage for the drive transistor, the corresponding gate-source voltage for the drive transistor being stored; and

a second mode in which a current is driven through the drive transistor and the EL display element using the stored gate-source voltage.

The invention also provides a method of addressing an active matrix electroluminescent display device comprising an array of display pixels, in which each pixel comprises an electroluminescent (EL) display element and a drive transistor for driving a current through the display element, the method comprising, for each pixel:

applying a voltage to the drive transistor to drive a current through the display element, the current being drawn from a current-measurement supply line;

processing the current using feedback control circuitry outside the array of pixels and having an input representing the desired current;

generating a control voltage in the feedback control circuitry for the drive transistor using the processed current, thereby implementing a feedback

control loop which reaches equilibrium when the current corresponds to the desired current, and supplying the control voltage to the pixel;

within the pixel, storing a voltage derived from the control voltage; and

applying the stored voltage to the gate of the drive transistor and drawing current from a power supply line to illuminate the display element.

This method uses current feedback during pixel programming but nevertheless implements voltage-programmed pixel driving. The method provides per-pixel compensation of the drive transistor characteristics, whilst enabling the feedback control circuitry to be outside the array of pixels.

Processing the current may comprise converting the current into a voltage, and comparing the voltage with an input voltage representing the desired current to produce an amplified differential output. Current is preferably drawn from a power supply line through a first switch and current is sourced from the current-measurement supply line through a second switch, the first and second switches being operated in complimentary manner, the first switch being used after an initial pixel programming phase and the second switch being used during the initial pixel programming phase.

The invention will now be described by way of example with reference to the accompanying drawings, in which:

Figure 1 shows a known EL display device;

Figure 2 is a simplified schematic diagram of a known pixel circuit using an input drive voltage;

Figure 3 shows a simplified schematic diagram of a pixel layout for a display device of the invention; and

Figure 4 shows the column driver architecture for a display using the pixel of Figure 3.

The invention provides an active matrix electroluminescent display device in which current feedback is used during pixel programming so that any effects of differences between characteristics of the drive transistor of different pixels are avoided.

The same reference numerals are used in different figures for the same components, and description of these components will not be repeated.

Figure 3 shows a first pixel arrangement in accordance with the invention. As in the conventional pixel of Figure 2, the pixel is voltage-programmed, and a storage capacitor 24 holds the voltage on the gate of the drive transistor 22 after the pixel addressing (programming) phase.

Within the pixel, two current paths are provided to the display element 2. One uses the conventional power supply line 26, but an additional transistor switch 30 is provided between the power supply line 26 and the drive transistor 22. A second transistor switch 32 provides a current path from a current-measurement supply line 34 to the drive transistor 22 and display element 2. In Figure 3, the transistor 30 is a PMOS TFT and the second transistor switch 32 is an NMOS TFT. These are both controlled at their gates by the row conductor 4, and as a result, they are operated in complementary manner.

By switching off the transistor 30 and switching on the transistor 32, it is possible to ensure that the display element current is drawn from the current-measurement supply line 34. As this line is a column conductor, it provides current only to the individual pixel (as only one row of pixels is addressed at any one time) and it can thus operate as a current feedback circuit.

A feedback system is provided between the current-measurement supply line 34 and the control line 6. The voltage on the control line 6 is controlled in closed loop manner to achieve the desired current through the display element 2. The control voltage can then be used for subsequent driving of the display element of the pixel during the remainder of the frame period.

The feedback system is provided in a column driver of the display device, and Figure 4 shows one example of possible feedback system to be provided in the column driver.

The current-measurement supply line 34 supplies current to the pixel during the pixel programming stage, which is when the feedback system is used. During this stage, the current being drawn is effectively measured by

the feedback system. The feedback system is coupled to the column conductor 6 through a transmission gate 40. With switch 32 and address transistor 16 closed, the closed loop feedback path is formed.

A current-to-voltage converter section 42 provides a voltage at node 43 dependent on the current being provided down the current-measurement supply line 34. The current-to-voltage converter section 42 has a high open loop gain amplifier 44 so that the current-measurement supply line, connected to the virtual earth amplifier input, is held at the voltage V_{SUPPLY} on the other input of the amplifier 44. This is the same supply voltage as for the power supply line 26. The voltage at node 43 differs from this supply voltage by a value R x I, where R is the resistance of the feedback resistor 46 and I is the current flowing. Thus, the output voltage is a function of the current drawn from the current-measurement supply line.

A comparator section 50 compares the voltage at node 43 with an input voltage at input 52 representing the desired current. These sections 42, 50 effectively provide measurement of the current drawn and comparison with the desired current. The amplified output of the comparator section 50 is provided to the column conductor through the gate 40. The comparator section 50 thus also acts as the driver for providing the column conductor voltage.

The comparator section 50 may include an integrating amplifier at its output (not shown in Figure 4). This can further improve the stability of the feedback loop and permit a lower gain to be employed in the amplifier of the comparator, and provide better threshold compensation in practical implementations.

The feedback loop is in equilibrium when the control line voltage on the column conductor 6 provides drive of the drive transistor 22 in the pixel giving rise to the desired current (providing the input voltage at input 52 represents the pixel current in the same way that the voltage at node 43 represents the measured current).

This operation of the feedback system is carried out during a pixel programming mode in which a desired pixel drive current is drawn from the current-measurement supply line 34 and the feedback system generates the

corresponding gate voltage for the drive transistor. With reference to Figure 3, the gate-source voltage for the drive transistor is stored on capacitor 24. This voltage is derived from the voltage provided by the feedback system on the column conductor 6.

After the pixel programming mode, the transmission gate 40 is turned off, and the row conductor 4 is operated to turn off the address transistor 16 and the transistor 32 but to turn on the transistor 30. Transistor 30 remains on during the remainder of the frame period, and until the next time the row is addressed. The source of current for the display element is then reverted to the standard power supply line 26. As well as the gate-source voltage being fixed, the potentials at the gate and source of the drive transistor remain essentially unchanged as there is the same voltage drop across the display element for the given current. Furthermore, the potential on the current-measurement supply line 34 is maintained at the power supply voltage V_{SUPPLY}, which corresponds to the voltage on the power supply line 26 during the pixel drive phase. The electrical environment of the drive transistor 22 is thus unchanged and the exact programmed current is maintained.

The capacitor 24 stores the gate-source voltage even if there are differences in the power supply line voltage, as these are taken up by the source-drain voltage of the transistor 30. The circuit thus compensates for drive transistor mobility variations and threshold voltage variations, and provides some resilience against supply line voltage drops.

The feedback loop is in fact broken by the transmission gate 40 just before the end of the programming phase, and the voltage on the column conductor 6 is maintained by the row parasitic capacitance 60 while the address control signal on the row conductor is changed and the different transistors in the pixel switch on and off.

A feedback circuit of Figure 4 is preferably provided for each column, so that all columns can be addressed simultaneously, in conventional manner, with each row addressed in turn.

The PMOS and NMOS transistors can be of opposite type to those in the example above. Implementations can also be envisaged using the same

type of transistor throughout, although at the expense of additional required control lines to the pixels.

The example described above uses an analogue column driver implementation. However, the pixel circuit of the invention could also be used in conjunction with a digital driver architecture. Thus, the feedback system can be implemented in a variety of ways, not only with the analogue implementation described in detail above.

In the example above, the transistor 30 for switching between the current-measuring feedback operation and the normal pixel drive operation is between the supply line 26 and the anode side of the display element 2. It could alternatively be located on the cathode-side of the display element 2 in the ground return connection.

Various other modifications will be apparent to those skilled in the art

CLAIMS

1. An active matrix electroluminescent display device comprising an array of display pixels, each pixel comprising:

an electroluminescent (EL) display element (2) and a drive transistor (22) for driving a current through the display element (2);

a first switch (30) enabling power from a power supply line (26) to be supplied to the display element;

a second switch (32) for routing current from a current-measurement supply line (34) to the display element (2), the first and second switches (30, 32) being operated in complementary manner; and

a control line (6) for controlling the gate voltage applied to the drive transistor (22), wherein a feedback system is provided between the current-measurement supply line (34) and the control line (6).

2. A device as claimed in claim 1, wherein the feedback system enables a gate voltage to be determined corresponding to a desired current flow through the drive transistor (22).

3. A device as claimed in claim 1 or 2, wherein the feedback system is provided in a column driver of the display device.

4. A device as claimed in any preceding claim, wherein each pixel further comprises a storage capacitor (24) for storing a gate-source voltage of the drive transistor (22).

5. A device as claimed in any preceding claim, wherein each pixel further comprises an address transistor (16) connected between the control line (6) and the gate of the drive transistor (22).

6. A device as claimed in claim 5, wherein the address transistor (16), and the first and second switches (30, 32) are each controlled by a shared control line.

7. A device as claimed in claim 6, wherein the address transistor (16) and the second switch (32) are controlled synchronously.

8. A device as claimed in any preceding claim, wherein each switch (30, 32) comprises a transistor.

9. A device as claimed in claim 8, wherein one (32) of the switches is an NMOS TFT and the other (30) is a PMOS TFT.

10. A device as claimed in any preceding claim, wherein the feedback system comprises:

a current-to-voltage converter section (42) for providing a first voltage (43) corresponding to the current drawn from the current-measurement supply line (34);

a comparator section (50) for comparing the first voltage (43) with an input voltage (52) representing the desired current; and

a drive section (50) for providing a voltage on the control line (6), the feedback loop being in equilibrium when the control line voltage provides drive of the drive transistor (22) giving rise to a current corresponding to the input voltage (52).

11. A device as claimed in any preceding claim, wherein the device is operable in two modes:

a first mode in which a desired pixel drive current is drawn from the current-measurement supply line (34) and the feedback system generates the corresponding gate voltage for the drive transistor (22), the corresponding gate-source voltage for the drive transistor being stored; and

a second mode in which a current is driven through the drive transistor (22) and the EL display element (2) using the stored gate-source voltage.

12. A method of addressing an active matrix electroluminescent display device comprising an array of display pixels, in which each pixel comprises an electroluminescent (EL) display element (2) and a drive transistor (22) for driving a current through the display element, the method comprising, for each pixel:

applying a voltage to the drive transistor (22) to drive a current through the display element (2), the current being drawn from a current-measurement supply line (34);

processing the current using feedback control circuitry outside the array of pixels and having an input (52) representing the desired current;

generating a control voltage in the feedback control circuitry for the drive transistor (22) using the processed current, thereby implementing a feedback control loop which reaches equilibrium when the current corresponds to the desired current, and supplying the control voltage to the pixel;

within the pixel, storing a voltage derived from the control voltage; and

applying the stored voltage to the gate of the drive transistor (22) and drawing current from a power supply line (26) to illuminate the display element.

13. A method as claimed in claim 12, wherein processing the current comprises converting the current into a voltage, and comparing the voltage with an input voltage representing the desired current to produce an amplified differential output.

14. A method as claimed in claim 13, wherein the control voltage comprises the amplified differential output.

15. A method as claimed in any one of claims 12 to 14, wherein current is drawn from the power supply line through a first switch (30) and current is drawn from the current-measurement supply line (34) through a second switch

(32), the first and second switches being operated in complimentary manner, the first switch being used after an initial pixel programming phase and the second switch being used during the initial pixel programming phase.

5



FIG.1



FIG.2



Fig.3



Fig.4

INTERNATIONAL SEARCH REPORT

Internatior plication No
PCT/IB 03/04136

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G09G3/30 G09G3/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 1 221 686 A (LG ELECTRONICS INC) 10 July 2002 (2002-07-10) abstract; figures 2,3,5 paragraphs '0032!-'0042!,'0046!-'0054!,'0059!-'0067!	1-15
X	US 2001/024186 A1 (ATHERTON JAMES HAROLD ET AL) 27 September 2001 (2001-09-27) figures 10,13 paragraphs '0103!-'0107!,'0111!	1-5, 10-15
A	GB 2 360 870 A (SEIKO EPSON CORP) 3 October 2001 (2001-10-03) the whole document	1-15
A	US 6 091 203 A (SASAKI HIROSHI ET AL) 18 July 2000 (2000-07-18) the whole document	1-15

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

° Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
5 December 2003	16/12/2003

Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016	Fulcheri, A

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Information on patent family members

Internati pplication No
PCT/IB 03/04136

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 1221686 A	10-07-2002	KR 2002057538 A	11-07-2002
		CN 1363916 A	14-08-2002
		EP 1221686 A2	10-07-2002
		US 2002089357 A1	11-07-2002
US 2001024186 A1	27-09-2001	US 6229508 B1	08-05-2001
		EP 0905673 A1	31-03-1999
		JP 11219146 A	10-08-1999
GB 2360870 A	03-10-2001	GB 2364592 A	30-01-2002
		GB 2364593 A	30-01-2002
		WO 0175853 A1	11-10-2001
US 6091203 A	18-07-2000	JP 3252897 B2	04-02-2002
		JP 11282419 A	15-10-1999
		TW 477156 B	21-02-2002

Samsung Display, Ex. 1008, p. 20