

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE PATENT TRIAL AND APPEAL BOARD

SAMSUNG ELECTRONICS CO.,
LTD.,

Petitioner,

No. IPR2023-00847

vs.

NETLIST, INC.,

Patent Owner.

_____ /

DEPOSITION OF ROBERT G. WEDIG, PH.D.
Remote Zoom Proceeding
Sunnyvale, California
Tuesday, March 12, 2024

REPORTED BY:

LESLIE ROCKWOOD ROSAS, RPR, CSR 3462

Pages 1 - 155

Job No. 6584925

1 UNITED STATES PATENT AND TRADEMARK OFFICE
2 BEFORE THE PATENT TRIAL AND APPEAL BOARD
3

4 SAMSUNG ELECTRONICS CO.,
5 LTD.,

6 Petitioner,

No. IPR2023-00847

7 vs.

8 NETLIST, INC.,

9 Patent Owner.
10 _____/

11
12 Deposition of ROBERT G. WEDIG, PH.D., taken on
13 behalf of Patent Owner, Remote Zoom Proceeding from
14 Sunnyvale, California, beginning at 9:09 a.m. Pacific
15 Daylight Time and ending at 4:22 p.m. Pacific Daylight
16 Time, on Tuesday, March 12, 2024, before Leslie Rockwood
17 Rosas, RPR, CSR No. 3462.
18
19
20
21
22
23
24
25

1 APPEARANCES:

2

3 FOR THE PETITIONER:

4 BAKER BOTTS LLP

5 BY: THEODORE W. CHANDLER, ESQ.

6 101 California Street, Suite 3200

7 San Francisco, California 94111-5802

8 (415) 291-6200

9 ted.chandler@bakerbotts.com

10

11 FOR THE PATENT OWNER:

12 IRELL & MANELLA LLP

13 BY: JONATHAN M. LINDSAY, ESQ.

14 1880 Avenue of the Stars, Suite 900

15 Los Angeles, California 90067-4276

16 (310) 203-7183

17 jlindsay@irell.com

18

19 Also Present:

20 Ferenc Pazmandi, Ph.D., Baker Botts

21

22

23

24

25

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

I N D E X

TUESDAY, MARCH 12, 2024

WITNESS

EXAMINATION

ROBERT G. WEDIG, PH.D.

BY MR. LINDSAY

7, 140

BY MR. CHANDLER

111

QUESTIONS WITNESS INSTRUCTED NOT TO ANSWER:

Page

Line

140

23

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

DEPOSITION EXHIBITS

ROBERT G. WEDIG, PH.D.

NUMBER	DESCRIPTION	IDENTIFIED
Exhibit 1001	Patent No.: US 10,268,608 B2	6
Exhibit 1003	Declaration of Dr. Robert Wedig Regarding U.S. Patent Number 10,268,608	6
Exhibit 1005	United States Patent Application Publication, US 2010/0312956 A1	6
Exhibit 1006	Patent No.: US 8,020,022 B2	6
Exhibit 1029	US Patent Application, Pub. No.: US 2007/0008791 A1	6
Exhibit 1069	S4 and S5 in Hiraishi.pdf	110
Exhibit 1070	S4 read leveling in Hiraishi.pdf	110
Exhibit 1071	S4 write leveling in Hiraishi.pdf	111

1 Sunnyvale, California; Tuesday, March 12, 2024

2 9:09 A.M.

3
4 PROCEEDINGS

5 ROBERT G. WEDIG, PH.D.,

6 called as a witness, having been duly sworn,
7 was examined and testified as follows:

8
9 (Exhibit 1001, Patent No.: US 10,268,608 B2,
10 marked for identification electronically by
11 counsel.)

12 (Exhibit 1003, Declaration of Dr. Robert Wedig
13 Regarding U.S. Patent Number 10,268,608, marked
14 for identification electronically by counsel.)

15 (Exhibit 1005, United States Patent Application
16 Publication, US 2010/0312956 A1, marked for
17 identification electronically by counsel.)

18 (Exhibit 1006, Patent No.: US 8,020,022 B2,
19 marked for identification electronically by
20 counsel.)

21 (Exhibit 1029, US Patent Application, Pub. No.:
22 US 2007/0008791 A1, marked for identification
23 electronically by counsel.)

24 THE REPORTER: You may proceed, Counsel, and
25 introduce yourselves.

09:09:21

Page 6

1 MR. LINDSAY: This is Jonathan Lindsay for
2 Patent Owner Netlist, Inc., with Irell & Manella.

3 MR. CHANDLER: Good morning. This is
4 Ted Chandler from Baker Botts on behalf of the
5 petitioner, Samsung Electronics Co., Limited, and with 09:09:33
6 me is my colleague, Dr. Ferenc Pazmandi.

7 THE REPORTER: Thank you.

8 You may proceed, Counsel.

9

10 EXAMINATION 09:09:42

11 BY MR. LINDSAY:

12 Q. Thank you for coming today, Dr. Wedig. This is
13 a deposition for IPR2023-00847, challenging the claims of
14 US Patent Number 10,268,603 -- I'm sorry -- 608.

15 And I may refer to that patent as just the '608 09:10:10
16 patent. Is that okay? Would you understand which patent
17 I'm referring to?

18 A. Yes, I would.

19 Q. Okay. And for the IPR proceeding, you know,
20 since there are several between the parties, instead of 09:10:25
21 reading the number, is it okay if I refer to "this
22 proceeding" or "this IPR" and you'll know I mean the one
23 in which the '608 patent is being challenged?

24 A. Yes. So you'll refer to that as the '847 IPR?

25 Q. Yes. We can refer to it as the '847 IPR, but I 09:10:47

Page 7

1 may get lazy as the day goes on and just say "this IPR"
2 or "this proceeding," and you'll know I mean the '847
3 IPR; is that okay?

4 A. Yes, that's fine.

5 Q. Okay. And I know you know all of the -- all the 09:11:01
6 ground rules, but for this record, I'd like to go over
7 them, if that's okay.

8 A. That's fine.

9 Hang on a second. I've got -- I'm going to shut
10 the window here, because the light is just shining in. 09:11:17
11 One second.

12 Q. Sure. Okay.

13 A. Okay.

14 Q. So you understand you've taken an oath to tell
15 the truth here today, Dr. Wedig; is that right? 09:11:34

16 A. Yes, I know that.

17 Q. And you understand that this oath is of the same
18 force and effect as if it were given in a court of law
19 before a judge and a jury?

20 A. Yes, I understand that. 09:11:45

21 Q. And you understand that you could be subject to
22 penalty of perjury for providing false or misleading
23 statements during -- during your testimony today?

24 A. Yes, I understand.

25 Q. Is there anything preventing you from giving 09:12:00

1 full and accurate answers today, Dr. Wedig?

2 A. No, there's not.

3 Q. If you need me to clarify a question, you know,
4 please do so. However, if you don't ask me to clarify a
5 question, I'll assume you understood the question; is 09:12:16
6 that fair?

7 A. That's fair.

8 Q. And even during our breaks today, you understand
9 that you're still under oath; is that right?

10 A. I understand. 09:12:27

11 Q. And during those breaks, you understand that
12 your counsel cannot discuss with you the subject matter
13 of your testimony, frankly, with anyone else as well. Is
14 that your understanding?

15 A. I understand. 09:12:45

16 Q. And you understand your counsel can't instruct
17 you not to answer a question unless it's necessary to
18 preserve the attorney-client privilege or another related
19 privilege?

20 A. I understand. 09:13:00

21 Q. Dr. Wedig, what did you do to prepare for this
22 deposition?

23 A. I reviewed my declaration, I reviewed the prior
24 art that I referred to in my declaration, and I had some
25 conversations with Samsung counsel. 09:13:29

Page 9

1 Q. Who -- who did you meet with at Samsung?

2 A. Ted Chandler and Ferenc Pazmandi.

3 Q. I see.

4 Anyone else?

5 A. No. 09:13:52

6 Q. And about how long did you meet with -- with
7 counsel?

8 A. We had a total of three meetings. Each meeting
9 went for about one and a half to two hours.

10 Q. I'm sorry, how long? 09:14:12

11 A. Three meetings. Each one was one and a half to
12 two hours.

13 Q. Okay. Do you have any documents with you today,
14 physical documents in front of you?

15 A. Yes. I do have a paper copy (indicating) of my 09:14:27

16 declaration, and I also -- I do still have -- just for
17 convenience, I've got some paper copies (indicating) of
18 exhibits. Just to be clear, these are paper copies that
19 were originally printed for the '506 patent, and so the
20 exhibit numbers may be different, but they're useful for 09:14:52
21 being able to just see things on paper if I need to.

22 Okay. That's the only two documents that I have here.

23 Q. Sure.

24 So with respect to that binder with the '506
25 documents, would you mind just identifying for the record 09:15:10

Page 10

1 kind of each document and exhibit number that's in the --
2 in the binder?

3 A. Okay. So the first -- okay. Exhibit 1001 is
4 the '506 patent. I next have Exhibit 1004, which is my
5 CV. 1005 is the Hiraishi patent. 1006 is the Tokuhito 09:15:43
6 patent. 1007 is the Ellsberry patent. 1008 is the Kim
7 patent. 1018 is the design specification for the PC 2100
8 and PC 1600 DRR SDRAM registered DIMM. Exhibit 1020 is
9 the JEDEC Standard JSD79-3C. And Exhibit 1029 is the
10 Butt patent. B-U-T-T, Butt patent. Those are all the 09:16:54
11 documents that I have in paper form.

12 Q. Thank you. That's helpful.

13 I did not hear you list Exhibit 1003 from the
14 '506 IPR, which was your declaration in that case. Do
15 you have a physical copy of that document in the binder, 09:17:30
16 or is that not part of it?

17 A. No. That's not in this binder. That's not --
18 no.

19 Q. Okay.

20 A. I may have it separately somewhere, but I -- I 09:17:41
21 wasn't referring to that.

22 Q. Okay. And in preparation for the deposition
23 today, you reviewed, to varying degrees I'm sure, the
24 documents that you just listed on the record; is that
25 correct? 09:18:02

1 A. That's correct.

2 Q. Did you also review your declaration from the
3 '506 IPR?

4 A. No. I don't -- I don't recall -- I don't
5 believe I did. I can't recall that I did so. 09:18:21

6 Q. Okay. For your declaration, 1003, which was
7 introduced here to Exhibit Share for this IPR, would you
8 mind opening that up?

9 A. Okay.

10 Q. And if you could take a look at paragraph 67 09:18:53
11 when you have that open.

12 A. Okay.

13 MR. CHANDLER: This is page 31?

14 MR. LINDSAY: Yes, yes.

15 THE WITNESS: Just for my future reference, is 09:19:37
16 there a search capability? No. Oh, yeah, I guess there
17 is.

18 Q. BY MR. LINDSAY: There should be.

19 A. Okay. Uh-huh. All right.

20 Okay. So I am at paragraph -- I'm sorry, you 09:19:47
21 said 67?

22 Q. Yes.

23 A. I'm here, yes.

24 Q. Okay. In this paragraph, you're referencing the
25 declaration that you submitted in the '506 IPR; is 09:19:59

Page 12

1 that -- is that correct?

2 A. Yes, that's what I see here. Yes.

3 Q. Okay. And -- and how is the '506 patent related
4 to the '608 patent, if you remember?

5 A. My best understanding is that the '608 patent is 09:20:23
6 in the lineage of patents that was originally filed with
7 a singular specification, and '506 drew from that
8 specification to have some claims, and then the '608
9 patent drew from the same specification to have other
10 claims. And the exact order of which ones came first, 09:21:02
11 which one came second, I'd have to look that up.

12 Q. That's fair enough.

13 So the references -- the prior art references
14 that you opined on in the '506 IPR, those are the same
15 references that you're opining on here with respect to 09:21:25
16 the '608 IPR; is that correct?

17 A. Generally, yes. I mean, there may be a few
18 more, a few less. I didn't do a correlation between all
19 of the '506 references versus '608 references, but for
20 the main references at least, yes, that's correct. 09:21:51

21 Q. Sure. And so by "the main references," would
22 that include Hiraishi, Butt and Tokuhiko?

23 A. Yes. And, I mean, to a certain extent Ellsberry
24 also.

25 Q. Understood. 09:22:09

1 Is the declaration that you submitted in the
2 '506 IPR accurate?

3 A. As I said, to the best of my memory. I haven't
4 looked at it -- I haven't really reviewed it since last
5 year. 09:22:28

6 Q. Do you know if any of your opinions with respect
7 to those references that are in common are different in
8 the '506 IPR than they are in the '608 IPR?

9 MR. CHANDLER: Objection. Form.

10 THE WITNESS: I haven't reviewed for that, so I 09:22:51
11 can't -- I can't say yes or no. I mean, '608 is a
12 different patent, so I -- like I said, I have not tried
13 to do a comparison.

14 Q. BY MR. LINDSAY: Right. I'm just asking you
15 about the prior art references, the same Hiraishi, Butt, 09:23:09
16 Tokuhiro.

17 A. Uh-huh.

18 Q. Have your opinions changed between the two IPRs
19 is all I'm asking, about those specific references?

20 MR. CHANDLER: Objection. Form. 09:23:22

21 THE WITNESS: So I guess I want some
22 clarifications. My opinions? I believe that they're
23 still relevant -- they're still relevant art. That
24 opinion is the same. I mean, is that what you're asking?

25 Q. BY MR. LINDSAY: So about what they generally 09:23:40

1 teach, what they disclose, the way the systems work,
2 things of that nature. Have your opinions changed?

3 A. Oh --

4 MR. CHANDLER: Objection. Form.

5 THE WITNESS: Yeah. I would say that my 09:23:54
6 understanding of those -- of those pieces of art are the
7 same, in that I believe when I understood them last year
8 when we worked on '506, that my understanding of how that
9 art works has not changed. So I have the same -- same
10 understanding of the technology that's being taught by 09:24:21
11 those references as I did when I reviewed -- reviewed
12 them for the '506 patent.

13 Q. BY MR. LINDSAY: And if we could move down to
14 paragraph 68, just below what we were just looking at
15 there. 09:24:42

16 A. Uh-huh.

17 Q. So here you're summarizing what the Board found
18 in the '506 IPR, and in the second sentence, which begins
19 at the bottom of page 32 about three lines up, it says,
20 "In doing so, the Board credited my testimony in that 09:25:04
21 proceeding."

22 Do you see that part?

23 A. Yes, I see that.

24 Q. So you're standing by your testimony from the
25 '506 IPR. Is that a fair statement? 09:25:16

Page 15

1 A. Well, I absolutely stand by what I said in
2 relation to the '506 patent. I haven't -- I haven't
3 changed my opinion as to whether the '506 patent is made
4 obvious by those -- by those references. So yes, I stand
5 by that. 09:25:52

6 Q. Sure.

7 And do you also stand by your testimony about
8 the prior art references that are in common between the
9 '506 and the '608 IPRs?

10 MR. CHANDLER: Objection. Form. 09:26:08

11 THE WITNESS: I thought I answered that, that I
12 still understand those references, and I believe that I
13 have the same understanding of those reference as I did
14 when I worked on the '506 patent.

15 Q. BY MR. LINDSAY: Okay. No, that's fair enough. 09:26:30

16 I want to take a look at the Hiraishi reference,
17 so you should have that available, Exhibit 1005. Let me
18 know when you have that.

19 A. Okay.

20 Okay. I have that on the screen. 09:26:52

21 Q. Is it your position that Hiraishi discloses a
22 delay circuit that reads on the delay circuit that's
23 claimed in the '608 patent?

24 A. Yes, it does.

25 Q. And what is the delay circuit that's disclosed 09:27:21

1 in Hiraishi that reads on the delay circuit that's
2 claimed in the '608 patent?

3 A. Okay. I'd like to refer to my -- to my
4 declaration to make sure that I identify all the
5 different parts of it, if I could.

09:27:38

6 Q. Sure. Sure. And I can probably direct your
7 attention. If you want to take a look at paragraph 166,
8 although of course feel free to -- to review it as -- as
9 you need to.

10 A. Okay. One moment, please.

09:28:14

11 Okay. So this particular paragraph that you
12 directed me to points to the delay circuit for read
13 operations, and as I said in paragraph 166, it includes
14 the read FIFO, the delay circuit 372, the strobe
15 generating circuit 376, and the DLL circuit 310. Okay.
16 So that -- that is what I see for the delay circuit for
17 read operation.

09:29:17

18 There is additional circuitry for delay circuit
19 for write operations.

20 Q. Before we get there, can I ask you a question
21 about the delay circuit for read operations?

09:29:52

22 A. Sure.

23 Q. Okay. So I'm trying to understand, so is the
24 delay circuit that reads on Claim 1's delay circuit in
25 your opinion, is that the combination of the components

09:30:14

Page 17

1 that you list here?

2 A. Well, I believe that all of those different
3 parts make up the delay circuit, so I guess yes, it's a
4 combination of those. I mean, they all work together to
5 implement the delay circuit.

09:30:33

6 Q. Okay. I think I understand. And I apologize.
7 You were going to go ahead and look at the delay circuit
8 for write operations, so I'll let you continue.

9 A. Okay. Let me find that.

10 Q. That may be paragraph 152. It's not structured
11 the same way, but it appears to be consistent with what
12 we've been talking about.

09:31:17

13 A. Okay. Okay. It includes at least the FIFO
14 write -- the FIFO write circuit 301, and then other parts
15 were for the read circuit, I mean, I already identified.

09:32:16

16 Q. So maybe this is generic as to read and write
17 operation is --

18 A. Some of the logic -- some of the logic is used
19 for both read and write, and so I'm not sure if I already
20 said, but I will say again, that in addition to the FIFO
21 write circuit 301, it's made up of the FIFO read circuit
22 302, the delay circuits 370 and 372, and the strobe
23 generating circuits 374 and 376.

09:32:42

24 So let me see if I have everything else.

25 Okay. I describe a little more clearly, I

09:33:50

1 think -- or to address your question better, on page 123,
2 that the delay circuit for write operations includes the
3 FIFO write circuit 301 and performs -- it performs the
4 operation that it does with the delayed CLK LCLKW. And
5 that's generated by the DLL circuit, which I believe I 09:34:20
6 already -- DLL circuit 310 that I already referenced.
7 And as I said, strobe generating circuit 370 and 374.

8 And I don't believe I said before, but just to
9 include it, I believe that the -- in the -- in the -- the
10 delay circuit for read operations should also include the 09:34:48
11 LCLKR.

12 And so I think I've covered everything now.

13 Q. Okay. Let me see if maybe I can unpack that a
14 little bit. Let's go -- what paragraph are we at here?
15 161. Okay. We'll come back to it. 09:35:14

16 So in the delay circuit for read operations, you
17 identify the FIFO read circuit 302, delay circuit 372,
18 strobe generating circuit 376 and the DLL circuit 310 as
19 being in combination the delay circuit; is that -- is
20 that correct? 09:35:51

21 A. Well, I'm sorry. I don't have the privilege of
22 seeing live feed. So I'm not sure that you said
23 everything. If you give me one moment -- okay. If you
24 could just say those individual items again, I now have
25 the -- I now have a list in front of me. 09:36:15

1 Q. Oh, okay. I was just trying to read from your
2 paragraph 166.

3 A. Okay. I'm now -- I'm now with you on paragraph
4 166, so if you could say it again so that I can -- so
5 that I can agree or not agree with you. 09:36:27

6 Q. Okay. And I know you answered this earlier, but
7 then there was one thing you said at the end about the
8 CLK. I just wanted to make sure I understood your
9 position on that, but the first part will be repetitive.

10 So is it your opinion that the delay circuit 09:36:42
11 that Hiraishi discloses that reads on the claims of the
12 '608 patent includes the FIFO read circuit 302, the delay
13 circuit 372, the strobe generating circuit 376 and then
14 the DLL circuit 310?

15 A. As part of it, yes. And then additionally it 09:37:09
16 has the LCLKR signal.

17 Q. Okay. So that's what I wanted to -- thank you.
18 That's what I wanted to kind of drill down on for a
19 moment.

20 So I'm trying to understand if we're reading on 09:37:23
21 a circuit how a CLK signal is part of the circuit, as
22 opposed to the DLL circuit, you know, itself.

23 A. Well, the LCLKR -- the LCLKR signal participates
24 in the operations that are involved in the delay, so it's
25 necessary in order to -- in order to perform the 09:37:59

1 operation of the delay.

2 Q. So -- right. So the delay circuit is
3 generating -- is receiving signals and generating
4 signals, and I guess what I'm just trying to get at is,
5 is it -- when we're talking about the element delay 09:38:24
6 circuit, not what it does, but what it comprises --

7 A. Uh-huh.

8 Q. -- it includes -- and I know there's other
9 things.

10 It includes the DLL circuit 310. I understand 09:38:32
11 that. That makes sense. But you also said it includes
12 the local CLKR signal, and so I'm just trying to
13 understand is it -- is it the case that the circuit
14 includes the signal or the circuit generates the signal?

15 A. Well, it generates -- it generates the signal in 09:38:54
16 order to use it, so it does both. The circuit -- the
17 signal is created as part of the delay circuit to be used
18 in order to perform the delay, so it both creates it and
19 uses it.

20 Q. Yeah, I think we're saying the same thing. I 09:39:15
21 was just thinking from a structural perspective; right?
22 So the claims have certain structural elements.

23 A. Right.

24 Q. And I was trying to understand if you meant that
25 the signal was a structural element that made up the 09:39:28

1 delay circuit, which I don't think so -- correct me if
2 I'm wrong -- or if it's -- the local CLK signal is -- is
3 used -- is generated and used by the delay circuit. I
4 think that's what you're saying; is that correct?

5 A. Well, no. I think it's structural. Because -- 09:39:47
6 I mean, my interpretation is it's structural, because if
7 you look at the other elements that I referred to as part
8 of the delay circuit, and I'll just use an example, the
9 DLL circuit and the strobe generating circuit 376, those
10 are both in the delay circuit and the LCLKR provides 09:40:15
11 information from the DLL circuit to the strobe generating
12 circuit.

13 So the LCLKR, it is my understanding, is part of
14 the structure of that delay circuit, because it is
15 necessary to perform the delay specifically in 09:40:37
16 communicating between the DLL circuit and the strobe
17 generating circuit. And, I mean, that was the example.
18 In addition, it also communicates with the FIFO read
19 circuit.

20 Q. Okay. So on the strobe generating circuit 372, 09:41:08
21 is the strobe signal that's generated by the strobe
22 generating circuit 372 also part of the structural
23 composition of the -- of Hiraishi's delay circuit?

24 A. Yes. I think so. Yes, it is.

25 Q. Okay. And for the delay circuit 372, that 09:41:48

1 delays an input strobe signal; right?

2 A. Yes, it does.

3 Q. Is either the input strobe signal or the delayed
4 output strobe signal from circuit 372, is that part of
5 the structural composition of Hiraishi's delay circuit? 09:42:19

6 A. I want to make sure I understand your question.
7 Your question was: Is the input to the delay circuit and
8 is the output to the delay circuit part of the structure
9 of the delay circuit?

10 Q. Well, it was really a "or," but, I mean, we 09:42:37
11 could take them individually.

12 A. Well, I think the delay circuit 372 of Hiraishi
13 is part of the delay circuit referenced in Claim 1 of the
14 '608 patent, and that is comprised of an input and an
15 output, so since the delay circuit 372 is part of the 09:43:06
16 delay circuit in Claim 1 of the '608 patent, then
17 necessarily the input to that and the output of that
18 would also be part of the delay circuit.

19 Q. So when you say input and output, is that -- are
20 you referring to a physical, you know, contact on the 09:43:37
21 component or are you referring to the signal that's on
22 the -- the lead into that component?

23 A. I'm referring to the signal that drives the
24 delay circuit 372. I mean, it's not a contact, because
25 this -- you know, this delay circuit 372 is deep inside 09:44:10

1 of a component that, you know, provides buffering --
2 provides buffering for -- you know, for memory -- for
3 memory chips. So it's actually the -- you know, it's the
4 wire that -- or the actual -- yeah, it's the input -- the
5 actual wire that goes into the delay circuit and comes 09:44:49
6 out of the delay circuit. I mean, it starts at -- it
7 starts at where it enters the delay circuit and it goes
8 on from there.

9 Q. Okay. So when you -- okay. So are you using
10 the term "wire" to refer to the signal line that 09:45:08
11 physically goes into delay circuit -- since we're talking
12 about this component, delay circuit 372, or are you
13 talking about the electrical wave that's on that wire
14 that's being input to delay circuit 372?

15 A. Oh, okay. I see where you're going. I 09:45:35
16 understand. Yeah, because you're talking about
17 structure. You're talking about something physical;
18 right?

19 So, yeah, no, I'm referring to, you know, when I
20 say "wire," that's a broad term. I mean the trace, 09:45:51
21 the -- whatever it is that conducts electricity into the
22 delay circuit.

23 Q. Okay.

24 A. As I said, starting at the delay circuit and
25 going on from there. 09:46:12

1 Q. I understand.

2 So -- so you're including the wires that are
3 connecting these individual components as part of the
4 overall delay circuit?

5 A. Yes, I am. They're necessary. They're 09:46:29
6 necessary in order to affect the operation of the delay
7 circuit.

8 Q. Right, no. I follow you now. Earlier I had
9 understood you to be referring to the signals that were
10 going into, again, the electrical wave forms that were 09:46:44
11 going into the components as being part of the structure,
12 and that's why I was asking so many questions about that.

13 A. I understand. Yeah. Thank you.

14 Q. But that's not the case, you're not referring to
15 this -- the electrical signals as structure, you're 09:47:01
16 referring to the traces or wires connecting the component
17 as part of the structure. Is that -- just so we're on
18 the same page, is that accurate?

19 A. Yes. I mean, there's the structure and there's
20 the function. So, you know, we're talking about 09:47:22
21 structure now. I tried to point out all the structure.
22 Of course, it does the function of performing a delay,
23 and that would be in other parts of the -- of the claim
24 in order to explain its operation. And so using this --
25 using this structure that I identified, I believe it 09:47:41

1 performs the function that is being called for in the
2 claim.

3 Q. Okay. Thank you.

4 So we also talked about the delay circuit for
5 write operations. And just so the record's clear, is it 09:47:58
6 your opinion that Hiraishi discloses corresponding
7 components to what you have here for write operations?

8 So there is a strobe generating circuit for write
9 operations. It has a different number. I think it's
10 374. There's a delay circuit for write operations. I 09:48:31
11 think it's 370.

12 But it's the same corollary to the components
13 that you have listed here. Is that -- is that fair? Is
14 that accurate?

15 MR. CHANDLER: Objection. Form. 09:48:45

16 THE WITNESS: Generally, that's correct. I
17 mean, you didn't -- you didn't list every item, but,
18 yeah, it's the -- it's similar components.

19 Q. BY MR. LINDSAY: So Mr. Chandler's right. That
20 was not a good question. 09:49:01

21 Would you read the components that comprise the
22 delay circuit for write operations for the record?

23 A. Okay. And I'm referring, for your benefit, to
24 the middle of page 123 of my declaration.

25 It's -- the delay circuit for write operations 09:49:22

1 is comprised of the FIFO write circuit 301 and the LCLKW.

2 Let's see here. The strobe generating circuit 370 and

3 374. Those are the -- those are the main components.

4 Q. Okay. And when you say the LCLKW --

5 A. Uh-huh.

09:50:03

6 Q. -- are you referring to the DLL circuit 310?

7 A. Oh. Well, that would also be part of the -- of

8 the write -- the write circuit, but, no, that's not what

9 I was referring to. I mean, the L -- the DLL circuit 310

10 generates the LCLKW signal -- signal. Yeah, it generates 09:50:28

11 that signal. And so the -- so the DLL circuit is

12 connected to -- provides -- provides the value for the

13 LCLKW.

14 Q. Okay. So let's go back to paragraph 152 for a

15 moment.

09:50:58

16 A. Okay.

17 Okay. I'm there.

18 Q. Okay. So for the limitation in Claim 1 of a

19 command processing circuit, do you see that? You listed

20 the data register control circuit 320 and logic in DLL 09:51:30

21 circuit 310.

22 A. Yes.

23 Q. So the way I read this, is it the case that you

24 are relying on the DLL circuit 310 to be part of the

25 command processing circuit as well as part of the delay 09:52:02

Page 27

1 circuit of Claim 1?

2 A. Well, yeah. It's needed for both purposes. The
3 command processing circuit -- the command processing
4 circuit produces the command to delay, and then that is
5 sent to the DLL circuit, and so that part that is 09:52:31
6 interpreting the command, performing the command, is
7 partially in the DLL circuit, and then the DLL circuit
8 performs -- initiates the delay, and so it's also part of
9 the delay circuit. Yeah, so it actually performs double
10 duty. 09:52:59

11 Q. So is your opinion that the recited delay
12 circuit and command processing circuit can be satisfied
13 by the same circuitry?

14 MR. CHANDLER: Objection. Form.

15 THE WITNESS: Well, no, I didn't say that. 09:53:24
16 That's not my intention.

17 Q. BY MR. LINDSAY: What do you mean then?

18 A. What I mean is that there is logic that performs
19 command processing in the command processing circuit,
20 which are identified as being comprised of the data 09:53:48
21 register control circuit 320, and that does -- that does
22 command processing. But it also extends out to the DLL
23 circuit, because that command needs to be interpreted by
24 the DLL circuit and then it needs to affect the delay,
25 and so it needs to interpret the command, and then at 09:54:18

Page 28

1 that point it -- once it's interpreted, it begins to
2 perform the delay.

3 So my understanding is that there is components
4 in the DLL circuit that begins to perform the delay, and
5 then there are other components beyond the DLL circuit 09:54:41
6 that are also involved in performing the delay. So I'm
7 saying there is an overlap, but I never intended to say
8 that the command processing circuit and the delay circuit
9 are made up of the same circuitry.

10 Q. Right. Thank you. 09:55:04

11 So if these -- if the delay circuit and the
12 command processing circuit were -- you know, think of a
13 Venn diagram.

14 A. Uh-huh.

15 Q. Are you saying it would be -- there would be 09:55:20
16 some overlap between the two, but they would otherwise
17 not be a perfect overlap? Is that -- is that what you're
18 saying?

19 A. That's partially correct. I mean, let me --
20 since you're -- since you want to drill down into this, 09:55:40
21 let me try and make sure I'm absolutely clear.

22 The DLL circuit that is shown in Figure 5 is a
23 box. There's additional information in the Hiraishi
24 patent that describes the different aspects of that DLL
25 circuit, and so in the description where it says that it 09:56:08

1 receives information from the data register control
2 circuit 320, to the extent that that circuitry does
3 command interpretation, that would be part of the command
4 circuit.

5 And then there's additional description in the 09:56:34
6 Hiraishi patent that talks about how the DLL circuit
7 performs a delay. To extent that DLL circuit performs a
8 delay, that would be in the delay circuit. Okay?

9 So the -- the DLL circuit 310 is described, to a
10 certain extent in showing Figure 5, it is through further 09:57:12
11 explanation in the Hiraishi patent that helps to
12 understand in more detail what the DLL circuit is doing
13 and how it's comprised of both a command -- a portion
14 that interprets the command and a portion that actually
15 performs the delay. 09:57:33

16 Q. Okay. That's helpful. Thank you.

17 So in paragraph 152, same paragraph, Claim 1
18 also recites "at least one tristate buffer." Do you see
19 that about the fourth line down?

20 A. Yes, I see that. 09:58:03

21 Q. And -- and for that limitation, you've
22 identified the output buffers OUTB and input buffers INB
23 as disclosed in Hiraishi; is that correct?

24 A. That's correct.

25 Q. So is your opinion that Hiraishi's output 09:58:29

1 buffers and input buffers are each a tristate buffer?

2 A. Yes. The buffers that I identified, yes.

3 Q. Right. And -- and in Figure 5 of Hiraishi, and
4 we can look at that just so we're clear, those are the
5 triangles, right, along the right side that are labeled
6 INB and OUTB, and then on the left side the triangles
7 that are again labeled OUTB and INB; is that right?

09:59:05

8 MR. CHANDLER: Objection. Form.

9 THE WITNESS: Yes. I mean, I agree with what
10 you're saying, assuming that we are both looking at the
11 same set of triangles, but I believe -- I think we're on
12 the same page.

09:59:34

13 Q. BY MR. LINDSAY: Yeah, this is one of those
14 areas that would be more effective in person.

15 A. True.

09:59:55

16 Q. But they're the only triangles that have the
17 INB/OUTB leads to them, although not every one of them
18 has that label, but like you said, I think we're on the
19 same page.

20 So your -- is it your opinion that those are
21 tristate buffers then?

10:00:09

22 A. Yes. That's my understanding, yes.

23 Q. And so those tristate buffers, those OUTB and
24 INB buffers, are those part of the delay circuit as well?

25 A. No, they're not.

10:00:33

Page 31

1 Q. And what, if any, claim constructions did you
2 apply in your declaration?

3 A. Well, let me see here. I have a section in the
4 early part of my declaration on claim construction. Let
5 me see if I can find that. 10:01:22

6 Okay. So I gave -- in doing this analysis, I
7 gave all the claim terms there ordinary and custom --
8 ordinary and customary meaning as understood by one of
9 ordinary skill in the art. However, I do understand that
10 in some other IPR proceedings, there have been some claim 10:02:17
11 interpretations or claim constructions given, and so I
12 listed those.

13 And -- but I -- I tried to explain that these
14 terms were used in other IPRs and that, you know, you
15 could -- you know, you should consider them at least when 10:02:55
16 making a claim interpretation.

17 Q. I didn't want to interrupt you, but I'm not sure
18 where you're -- you said you listed some. What paragraph
19 are we --

20 A. I'm looking at -- starting on page 34 of my 10:03:08
21 declaration.

22 Q. Okay.

23 A. So that area covers my understanding of claim
24 construction.

25 Q. Okay. So that would be under the section -- 10:03:36

1 subsection F, Construction of Terms Used in the Patent

2 Claims, then, that you were referring to?

3 A. That's correct.

4 Q. In the first sentence, I see that you've

5 identified your understanding that claim terms should be 10:03:56

6 given their ordinary and customary meaning as understood

7 by one of ordinary skill in the art in view of the patent

8 and its file history.

9 A. Yes, that's correct.

10 Q. So did you consider the disclosure of the '608 10:04:19

11 patent in coming to an understanding as to what each of

12 the claim terms means?

13 A. Yes, I did.

14 Q. And did you review the file history to

15 understand what the claim terms mean as well? 10:04:45

16 A. Yes, I did.

17 Q. Do you recall seeing anything in the patent or

18 the file history which was unusual or deviated from what

19 you understood would be the ordinary and customary

20 meaning of terms that were used in the claims? 10:05:09

21 MR. CHANDLER: Objection. Form.

22 THE WITNESS: Nothing was out of the ordinary.

23 Q. BY MR. LINDSAY: So obviously there's a lot of

24 terms in the patent, a lot of words, but just focusing on

25 the claim terms, did you see any usage of claim terms in 10:05:34

Page 33

1 the patent that would suggest a meaning different than
2 the ordinary and customary meaning to a person skilled in
3 the art?

4 A. Claim terms? Well, I think that there's some --
5 there is some dispute, and so I think there is some maybe 10:06:18
6 misunderstanding of at least one of the claim terms as to
7 how it should be interpreted.

8 Q. Right. No, I understand. So setting aside
9 specific -- the way one party might be reading a claim
10 term versus another party reading a claim term, I'm just 10:06:51
11 asking in terms of your reading of the specification of
12 the '608 patent, its description --

13 A. Uh-huh.

14 Q. -- is there anything in there that -- I just
15 want to make sure I get the paragraph back up here. 10:07:08

16 Sorry.

17 Was there anything in there that suggested the
18 claim terms should not be given their ordinary and
19 customary meaning as understood by a person skilled in
20 the art, understanding that there's a dispute about what 10:07:37
21 that ordinary and customary meaning might be?

22 A. Let me try and answer it this way and see if
23 this satisfies what you're -- what you're trying to ask.

24 I believe that I have an understanding of the
25 ordinary and customary meaning of the individual claim 10:07:55

1 terms, and I don't believe that they deviate from what
2 one of ordinary skill in the art would interpret those
3 terms to mean. I don't believe that they have any
4 special meaning that is caused by some specific wording
5 in the specification or the file history. I believe that 10:08:25
6 they are all the normal terms that one of ordinary skill
7 in the art would use.

8 Q. Okay. That's fair.

9 Okay. Take a look at paragraph 89 in your
10 declaration. 10:09:18

11 A. Okay.

12 Okay. I see it.

13 Q. Towards the bottom of the page there's a
14 sentence that starts, "Indeed, although institution of
15 the IPR to the related '632 patent." 10:09:37

16 Do you see that?

17 A. I see that.

18 Q. Okay. And then you reference a -- another
19 patent publication, which I'll pronounce as "Saito" or
20 "Saito," which I'm sure is incorrect. 10:09:57

21 But do you see that?

22 A. I see that.

23 Q. Is the Saito reference, is that the -- is that
24 the same as the Hiraishi reference?

25 MR. CHANDLER: Objection. Form. 10:10:19

1 THE WITNESS: My understanding is that it is the
2 same specification, obviously different claims, but my
3 understanding is it's the same -- it uses the same
4 specification.

5 Q. BY MR. LINDSAY: Okay. And then -- so, yeah, 10:10:47
6 let's take a look down at paragraph 170, then, if we
7 could. It also discusses Saito.

8 A. Paragraph 170 of my declaration?

9 Q. Yes.

10 A. I see it. 10:11:21

11 Q. Okay. And you say in the second sentence there,
12 so -- that, "Saito discloses a delay circuit, including a
13 read and write FIFO, strobe delay and strobe generation
14 circuits and the DLL circuit."

15 Do you see that part? 10:11:45

16 A. I see that.

17 Q. So that's consistent with what you're just
18 saying, that they have the same specification, so
19 naturally Saito, just like Hiraishi, would also disclose
20 a delay circuit in the form of those components? 10:12:02

21 A. Yes. It has the same specification, so it would
22 describe it the same way.

23 Q. And then taking -- going down further, if we
24 could, to paragraph 255.

25 A. Okay. 10:12:35

1 Q. So in this paragraph you cite to the Board's
2 decision in the '632 IPR; is that -- is that correct?

3 A. Let me -- let me get up to speed here.

4 Okay. I'm sorry. What was the question?

5 Q. So I was just setting our -- our baseline, which 10:14:13
6 is what this is -- what this paragraph in part is doing,
7 which is citing to the decision from the -- from the
8 Patent Board in the '632 IPR.

9 A. Okay.

10 Q. Is that -- is that your understanding of what 10:14:43
11 you're citing here?

12 A. Yes, I am citing the '632 IPR decision.

13 Q. And that's Exhibit 1014?

14 A. That's my understanding. Unless I made a
15 mistake, I believe that is the correct exhibit number. 10:15:09

16 Q. Okay. And we can look at that if you'd like,
17 too, but I was just going to ask you about the statement
18 that's in the declaration itself.

19 A. Okay.

20 Q. So the cited sentence from the decision is: 10:15:20
21 "Saito describes using the determined time interval only
22 to adjust the timing of an input buffer of memory
23 controller 12, not to adjust the timing of output by data
24 register buffer 300."

25 Do you see that? 10:15:43

1 A. I see that.

2 Q. That's the Board's statement from the decision?

3 A. Yes, that's correct.

4 Q. Do you agree with the Board's statement there?

5 A. No, I do not. 10:16:01

6 Q. Why did you cite to it then?

7 A. Well, it -- it talks about how -- what I'm

8 talking about is how Hiraishi has the problem that it

9 does not provide the data back to the memory controller,

10 such that it's all provided at the exact same time. And 10:16:34

11 so I agree that -- with the Board's decision that the --

12 the data that's taught by Hiraishi does not all go back

13 to the memory controller at the identical time.

14 It's -- but what I don't agree with is that it

15 doesn't -- that it does not adjust the timing at all and 10:17:06

16 that -- and furthermore, that it doesn't adjust the

17 timing of the output by the data buffer 300.

18 So it depends on how you interpret this

19 sentence. There is -- there's still more adjustment that

20 needs to be done within the -- within the memory 10:17:31

21 controller, but there is still adjustment being made,

22 just not -- it doesn't completely level it. It doesn't

23 completely provide it all at the same time.

24 Q. Okay. Why don't we take a break if you're

25 amenable now, since we've been going for over an hour, 10:17:57

1 and maybe I'll track down that exhibit and we can talk
2 about it a little bit more.

3 A. Okay.

4 THE REPORTER: Off the record, Counsel.

5 (Recess.) 10:18:52

6 THE REPORTER: Back on the record.

7 Q. BY MR. LINDSAY: Okay. Dr. Wedig, will you take
8 a look at your declaration, paragraph 142, or I guess
9 it's easier just to turn to page 98, because I wanted to
10 talk about the figures there. 10:30:11

11 A. Okay. Let me get oriented with what's being
12 discussed here.

13 Okay. I see it.

14 Q. So you've annotated this Figure 5 from Hiraishi
15 with certain colors. Those are your additions; right? 10:30:53

16 A. Yes, that's correct.

17 Q. Okay. What is the difference between the --
18 I'll call them orange solid lines and then the orange
19 crosshatched lines, or if you prefer a different
20 description? 10:31:19

21 A. No, that's fine.

22 So the solid lines indicates memory data being
23 transferred, and the orange crosshatched lines indicates
24 DQS signals being transferred.

25 Q. So are the solid orange lines a data path? 10:31:53

1 MR. CHANDLER: Object to form.

2 THE WITNESS: They're part of the data path.

3 Q. BY MR. LINDSAY: Does a -- suppose a bit of DQ
4 data is presented at L1 and output on the other side at
5 L0. Has the bit of DQ data traveled along a data path? 10:32:31

6 A. Yes, it has.

7 Q. So with respect to the dashed lines now, are
8 those dashed lines a data path?

9 MR. CHANDLER: Objection. Form.

10 THE WITNESS: They are part of the data path. 10:33:05

11 Q. BY MR. LINDSAY: What is the data path through
12 Hiraishi's buffer shown in Figure 5?

13 MR. CHANDLER: Objection. Form.

14 THE WITNESS: So it's -- it's at least all of
15 the orange lines, both solid and hashed, shown in the two 10:33:38
16 depictions of Figure 5 on page 98 of my declaration.

17 Q. BY MR. LINDSAY: So is that the data path that
18 you've identified to satisfy the limitation in Claim 1
19 that recites a data path?

20 A. Yes, that's correct. 10:34:28

21 Q. So to satisfy the data path that's recited in
22 Claim 1, you're identifying the combination of the solid
23 orange DQ paths and the crosshatched DQS paths; is
24 that -- do I understand that correctly?

25 A. Yes, as illustrated in the two representations 10:35:02

1 of Figure 5. Yes, that's correct.

2 Q. How about the red -- I guess red lines? Are
3 those part of the data path?

4 A. No, they're not. They're not part of the data
5 path. 10:36:13

6 Q. What are -- what are the red lines signifying?

7 A. The red lines signify the control of the data
8 path.

9 Q. Do the red lines transmit control signals then?

10 A. To the extent that they affect the data path -- 10:36:44
11 control the data path, I mean, that's one way to describe
12 it. I mean, "control" is a very broad term, so, yes,
13 they control the data path, so you could describe them as
14 control signals.

15 Q. Well, I -- that's fair. 10:37:02

16 Let me ask you: What is your understanding of
17 what Hiraishi transmits on the red lines?

18 A. It transmits signals which control the data
19 path.

20 Q. And those signals are not part of the data path, 10:37:26
21 I think you just said a second ago?

22 A. I mean, they're not -- no. They're not
23 literally part of the data path. I mean, they're used to
24 control the data path. So, yeah, I mean -- yeah, it's
25 not part of the data path. 10:37:49

1 Q. How about the CLK signals LCLKR and LCLKW, are
2 those part of the data path through Hiraishi's data
3 buffer?

4 A. No, they're not.

5 Q. Looking at the same page we've been looking at, 10:38:45
6 page 98, what's the difference between these two
7 annotated figures?

8 A. One of them shows the use of a data path -- the
9 top one shows the use of the data path for transmitting
10 data from -- from the memory -- the memory device to the 10:39:10
11 memory controller, so it's a read operation.

12 The bottom version of Figure 5 shows the
13 transmission of data from the memory controller to the
14 memory device. That is a write operation.

15 Q. I see. 10:39:43

16 So the orange lines in the top figure represent,
17 in your opinion, that data path for read operation, and
18 then the orange lines in the bottom figure represent the
19 data path for a write operation. Did I get that right?

20 A. Yes, that's correct. 10:40:09

21 Q. Is the data register control circuit 320 part of
22 the data path through Hiraishi's data buffer?

23 A. No, it's not.

24 Q. Is the DLL circuit 310 part of the data path
25 through Hiraishi's data buffer? 10:40:37

1 A. No, it's not.

2 Q. Is it your opinion that DQS signals that
3 correspond to DQ data signals follow the same data path?

4 MR. CHANDLER: Objection. Form.

5 THE WITNESS: I guess I'm not sure exactly what 10:41:40
6 you mean by "follow the same data path." I mean, they
7 don't always travel alongside the data signal. I mean --
8 but they -- they do perform logically alongside. I mean,
9 they do -- they do help -- they do facilitate the
10 transfer of the data. 10:42:07

11 Q. BY MR. LINDSAY: Right. So when I say
12 "correspond," just so we can have a common terminology --

13 A. Uh-huh.

14 Q. -- when you're transmitting data, it's known in
15 the art to transmit strobe signal along with that data. 10:42:22

16 And why is that done?

17 A. Well, because the strobe signal helps to give
18 the information of when the data is valid at a particular
19 point in time.

20 Q. Okay. So if I say strobe signal that 10:42:50
21 corresponds to a data signal, that's what I'm referring
22 to. It's the strobe signal that's being used to validate
23 the -- the data that it's being transmitted to. If you'd
24 prefer a different way to describe it, we can. I'm just
25 trying to have at least a common understanding of -- of 10:43:25

1 the question.

2 So with that in mind, when data is transmitted
3 with corresponding strobe signals, does the data and the
4 strobe signals travel along the same data path?

5 A. That's my -- the last part is the part that 10:43:59
6 confuses me a little bit, and it's simply that does it
7 travel along the same data path. It's all part of the
8 same data path. The -- it is always the case that a DQS
9 signal is associated with a particular data signal, and
10 that same relationship continues from one side of the 10:44:32
11 data path to the other, if that's your question. It's
12 not the case that the DQS will change partners, so to
13 speak, in going through the -- in the process of
14 traveling through the data path.

15 Q. Right. So -- all right. I'll try to rephrase 10:45:10
16 that.

17 A. Okay.

18 Q. I see your point.

19 So when data is transmitted with corresponding
20 strobe signals, do the data and strobe signals -- strike 10:45:23
21 that.

22 So when data's transmitted with corresponding
23 strobe signals, does the data and the strobe signals
24 travel along a common data path?

25 A. I'll answer yes, with this understanding, that 10:46:10

1 as I said earlier, the -- the data lines and the -- and
2 the strobe signals are all part of the data path.
3 There's -- we're only talking about one data path here.
4 So do they travel along a common data path, yes, of
5 course. They are all part of the one data path that 10:46:37
6 we've been discussing.

7 Q. And why is it your understanding that the strobe
8 signals are part of the data path?

9 A. Well, primarily because I think one of ordinary
10 skill understands that they are, but I believe there is 10:47:03
11 support in the '608 patent that says that they are.

12 Q. Do you have a -- I guess I'll take those in
13 reverse order.

14 Do you have a citation for where in the '608
15 patent it says that the strobe signals are part of a data 10:47:31
16 path?

17 A. Well, the easiest place -- I'm sure -- I mean, I
18 haven't looked lately in the specification. I can spend
19 the time searching for it if you'd like. But the
20 simplest place to see it clearly, I think, might be back 10:47:51
21 at Claim 10.

22 In particular, it says that -- in Claim 10A it
23 says, "Each respective buffer circuit includes a first
24 data path for transmitting a strobe signal."

25 So it says quite clearly there that it's the 10:48:20

1 understanding of the inventor of the '608 patent that the
2 strobe was part of the data path.

3 Q. So is it your understanding that the term "a
4 first data path" there is referring to the same data path
5 from Claim 1? 10:48:52

6 MR. CHANDLER: Objection. Form.

7 THE WITNESS: Yes. My understanding of the
8 claim interpretation is that when you say "A," it means
9 you're referring to something previously. I think if you
10 say -- I'm sorry. Let me get this straight. Well, no, 10:49:16
11 I'm not going to try and play lawyer here. But my
12 understanding is that yes, that's the same data path from
13 Claim 1.

14 Q. BY MR. LINDSAY: Is there -- besides Claim 10,
15 is there any other part of the '608 patent that in your 10:49:40
16 opinion supports the idea that a strobe signal can be
17 sent on a data path?

18 A. Well, let me look.

19 I'm going to need a little bit of time to search
20 the patent, I guess, because I don't have anything in 10:50:29
21 mind at the moment, but I can search if you'd like.

22 Q. Well, let's -- let's do this in a couple stages,
23 so do you cite to anything in your declaration from the
24 '608 patent that supports the idea that a strobe signal
25 is sent on a data path? 10:50:54

1 A. Give me a moment.

2 Again, I'm going to need to do a search. I'm
3 going to search my -- search my declaration.

4 You specifically asked for citations in the '608
5 patent; correct? 10:52:29

6 Q. Well, I was -- yes. And then I asked for any
7 citations in your declaration to the '608 patent, because
8 I thought it might be easier to identify.

9 A. Sure. Okay. All right. One moment, please.

10 The -- I'm not finding the patent -- '608 10:56:24
11 patent, as searchable. I'm going to use a -- I'm going
12 to use a PDF version of it to do searching.

13 Q. Sure.

14 A. Okay. So you asked me in relation to my
15 declaration, and I don't see it in my declaration, but I 10:58:22
16 do see references in the '608 patent, and I have more
17 beyond that. But are you interested in hearing from the
18 '608 patent?

19 Q. Yes.

20 A. Okay. Well, first of all, it says generally 10:58:43
21 on -- in column 3, approximately line -- starting on line
22 57, "also each buffer circuit associated with a
23 respective group of memory devices is in the data path
24 between the respective group of memory devices and the
25 memory controller." 10:59:15

1 That confirms that there is a data path between
2 the memory devices and the memory controller.

3 Q. Okay.

4 A. One minute.

5 Okay. So Claim 10 is what I see for -- in 11:03:21
6 relation to the patent. However, there is further
7 support of what one would have understood at the time of
8 this patent in Butt, B-U-T-T, the Butt reference, in that
9 it also shows a data path, and it shows the -- it shows
10 the strobe signals being part of the data path there 11:03:51
11 also.

12 Q. Okay. Yeah. Thank you for taking the time to
13 look through that. Let's put that aside for a moment, so
14 we'll take this in pieces, if you don't mind.

15 A. Okay. 11:04:09

16 Q. So the first question is: Do you cite to
17 anything in your declaration, now after reviewing it,
18 from the '608 patent that supports the idea that a strobe
19 signal is sent over a data path?

20 A. Let me look. 11:04:42

21 Let me make sure I understood your question.
22 Would you ask one more time, please?

23 Q. Sure.

24 Did you cite to anything in your declaration
25 from the '608 patent that supports this idea that a 11:05:19

1 strobe signal is sent over a data path?

2 A. I'm having trouble with understanding "a strobe
3 signal is sent over a data path," or that -- yeah, I
4 guess it's the same thing -- would you also accept it's
5 the same thing as saying that a strobe signal is part of 11:05:45
6 a data path?

7 Q. Yes. That's a fine way of saying it as well.

8 A. Okay. One moment.

9 Well, I don't see anything in my declaration
10 that gives a definition of data path that includes the 11:08:02
11 DQS signal, but there's nothing in my declaration that
12 says that it's not. And there is nothing in the -- in
13 the '608 patent that says that there's not, and, in fact,
14 there is support to one of ordinary skill that a DQS
15 signal is part of a data path in other references that 11:08:34
16 were available at the time of the '608 patent.

17 Q. Okay. So thank you, but --

18 A. In addition to what I already pointed out, of
19 course.

20 Q. Right. 11:08:52

21 A. I already pointed out Claim 10.

22 Q. Right. So I want to break that down just so the
23 record's -- the record's clear.

24 So there are no citations in your declaration to
25 the '608 patent that supports the idea that a strobe 11:09:08

1 signal is sent over a data path?

2 MR. CHANDLER: Object to form.

3 Q. BY MR. LINDSAY: Is that fair?

4 MR. CHANDLER: Same objection.

5 THE WITNESS: Other than where I discuss in my 11:09:23

6 declaration the interpretation of Claim 10. Of course, I

7 do discuss Claim 10, which is part of the '608 patent,

8 and which clearly identifies that a strobe signal is part

9 of a data path, and so that part of my -- I mean, I can

10 identify the pages if you'd like, but that part of my -- 11:09:44

11 of my declaration does, of course, cite to Claim 10,

12 showing it to be part -- that the strobe signal is part

13 of the data path.

14 Q. BY MR. LINDSAY: Okay. Yeah, that's fair.

15 Besides Claim 10, which -- since we've talked 11:10:05

16 about that, is there anything in the '608 patent that

17 supports the idea that a strobe signal is sent over a

18 data path?

19 A. Or that is part of the data path?

20 Q. Or that is part of the data path, correct. 11:10:30

21 A. Yeah, no. I -- I searched the '608 patent. At

22 least as I sit here now, all I see is Claim 10.

23 Q. Okay. And then -- so we can transition to the

24 Butt reference, if you'd like then, so that we're

25 breaking this down. 11:10:53

Page 50

1 The Butt reference uses the term "data path" to
2 include both data signals and strobe signals. Is that
3 your position?

4 A. That's -- yes, that's my position.

5 Q. Outside of the Butt reference, have you ever 11:11:16
6 seen another reference describe a strobe signal as being
7 sent over a data path or as part of a data path?

8 A. I'm sure that I have. Because I think one of
9 ordinary skill would understand that a strobe signal is
10 part of a data path. It travels from the memory 11:11:47
11 controller to the memory device, and it also travels from
12 the memory device back to the memory controller to
13 facilitate data transfer. So I'm sure I've seen it.

14 I mean, I gave the -- it's like -- I gave the
15 references that I did, but I'd have to go through all of 11:12:11
16 my papers, all of my books in order to show you where
17 it's also shown. I mean, I cited to the ones that I
18 thought were the most relevant.

19 Q. The ones that were most relevant being -- being
20 the Butt reference? 11:12:35

21 A. Correct.

22 Q. And you said that a person -- I'm sorry. You
23 said that a person skilled in the art would understand
24 that a strobe signal is part of the data path. Why
25 specifically would a strobe signal be part of a data path 11:13:01

1 and not a CLK signal, for example?

2 MR. CHANDLER: Objection. Form.

3 THE WITNESS: Well, because it travels -- it
4 travels with the data. It helps to define when the data
5 is valid. It is -- it is specific to a particular data 11:13:26
6 element, and, therefore, is not a CLK, as at least I
7 define a CLK.

8 Q. BY MR. LINDSAY: Hiraishi does not transmit
9 strobe signals over the DQ data path, does it?

10 MR. CHANDLER: Objection. Form. 11:14:21

11 THE WITNESS: It does not transmit strobe
12 signals over the DQ portion of the data path. It sends
13 it over the DQS portion of the data path.

14 Q. BY MR. LINDSAY: And the Butt reference, does it
15 send strobe signals over the DQ portion of the data path, 11:14:45
16 as you say?

17 A. No, it does not.

18 Q. So in both Hiraishi and Butt, strobe signals are
19 always sent on the strobe signal portion of the data path
20 and not the DQ data portion of the data path; is that 11:15:19
21 correct?

22 MR. CHANDLER: Objection. Form.

23 THE WITNESS: Yes, with the understanding that
24 the DQS portion of the data path is intertwined with the
25 DQ portion of the data path. I mean, they're -- as I 11:15:45

1 said before, each DQS signal is associated with a
2 particular data signal, and so it's not as though there
3 are two separate data paths. They are -- there is one
4 data path, and it all works together.

5 But the DQ lines, or as what -- as what I'm 11:16:08
6 defining to be the DQS portion, those lines within the
7 data path that send strobe signals, and the DQ portion of
8 the data path is what I've defined to be that portion of
9 the general data path that sends data.

10 Q. BY MR. LINDSAY: Okay. Maybe a helpful way to 11:16:37
11 distinguish the portions of the data path might be if we
12 refer to the signal lines then.

13 A. Okay.

14 Q. So Hiraishi Figure 5 shows data signal lines and
15 separately shows strobe signal lines; correct? 11:17:01

16 A. That's correct.

17 Q. And the Butt reference also has data signal
18 lines and separate strobe signal lines. Is that also
19 correct?

20 A. That's correct. All within modules that are 11:17:22
21 defined to be the data path.

22 Q. And strobe signals never travel over data signal
23 lines as we've defined them, DQ data signal lines, that
24 is. Is that --

25 MR. CHANDLER: Objection. Form. 11:17:53

1 MR. LINDSAY: Okay. Let me -- let me strike
2 that and rephrase.

3 Q. Do strobe signals ever travel over DQ signal
4 lines?

5 MR. CHANDLER: Objection. Form. 11:18:12

6 THE WITNESS: No, not in -- not in normal
7 traditional memory module design.

8 Q. BY MR. LINDSAY: And conversely, do DQ signals
9 ever travel over DQS signal lines?

10 MR. CHANDLER: Objection. Form. 11:18:44

11 THE WITNESS: No. As I said, the DQS lines work
12 to provide information as to when the DQ lines are valid.
13 So they are required, and they are -- they're needed in
14 order to assist in the data transfer, and they are
15 associated with individual DQ lines. So you have a DQS 11:19:15
16 line working with a DQ line. Those two signals working
17 together help to perform the data transfer. So the DQ
18 line wouldn't really be operational without the DQ --
19 without the DQS line.

20 Q. BY MR. LINDSAY: Well, that hasn't always been 11:19:39
21 the case; right? I mean, strobe signals are a relatively
22 recent construct; right?

23 A. Recent is a relative term. They've been around
24 for a long time in relation to DDR RAMs. My
25 understanding is they go all the way back to the first 11:20:01

1 DDR RAMs, so --

2 Q. Right. But before the double data rate
3 architecture, strobe signals were not used to send data.
4 Is that fair to say?

5 A. That's my understanding. They were introduced 11:20:24
6 with double data rate RAMs in order to provide the speeds
7 necessary to allow them to operate. As I said, they --
8 they're essential to allow the data to transfer, and they
9 are associated with individual data lines, so you can't
10 operate a double data rate RAM without them. 11:20:50

11 Q. Right. And before double data rate, how was
12 data accurately transmitted then if there were no strobe
13 signal to -- to verify it?

14 A. I'd have to go back and review, but I believe
15 it -- it used a CLK edge. But it's -- that's going way 11:21:19
16 back.

17 Q. When does Hiraishi perform its leveling
18 operations?

19 MR. CHANDLER: Objection. Form.

20 THE WITNESS: That question's a little vague. 11:22:27
21 The question -- my -- my -- the clarification I would
22 need is: Are you asking when does it determine that the
23 leveling operations need to be performed or that --
24 determine the amount of leveling? Or are you asking when
25 does it do it in the course of a normal data transfer? 11:22:48

1 Q. BY MR. LINDSAY: Right.

2 So I guess stepping back, Hiraishi describes
3 what it calls S4 leveling and S5 leveling; correct?

4 A. Right.

5 Q. And it describes that in the context of both 11:23:08
6 read leveling and write leveling?

7 A. Correct.

8 Q. So my question is, then: With respect to
9 Hiraishi's S4 and S5 leveling, when are those leveling
10 operations performed? 11:23:24

11 A. I think you answered the question. It's
12 performed during -- do you want me to break down the
13 actual process of what happens during S4 and S5 leveling?

14 Q. Well, yeah, we can do that, but maybe -- this
15 isn't supposed to be controversial. 11:23:47

16 A. Okay.

17 Q. If you get Figure 13 of Hiraishi.

18 A. Okay.

19 Q. And it describes a process there, S1 through S5.

20 A. I see it. 11:24:11

21 Q. And it says for S4 -- there's a block. It says,
22 "Read/Write Leveling," and it's between the data register
23 buffer and the memory chip.

24 And then after that is, "Read/Write Leveling,"
25 S5, and that's between the memory controller and the data 11:24:23

1 buffer.

2 A. I see it.

3 Q. Okay. And my question is: Is that process of
4 Figure 13, which includes S4 leveling, S5 leveling, when
5 does that occur? 11:24:43

6 A. That -- oh, I see. Now I understand your
7 question. Yeah, it's a simple question.

8 It occurs when you first start your system in
9 your first -- your first -- your first -- initializing
10 your memory system. 11:24:58

11 Q. And we -- I just said it, but just so it's a
12 separate question, so an S4 leveling, that's between the
13 data buffer and the memory chips or devices; correct?

14 A. Correct.

15 Q. And then S5 leveling, as Hiraishi describes it, 11:25:30
16 is between the memory controller and the data buffer?

17 A. That's correct.

18 Q. And is Hiraishi's S4 leveling performed by
19 circuitry in the data buffer?

20 MR. CHANDLER: Objection. Form. 11:25:56

21 THE WITNESS: Yes, it is.

22 Q. BY MR. LINDSAY: And for Hiraishi's S5 leveling,
23 is it performed by the memory controller?

24 A. It's controlled by the memory controller. I
25 mean, it -- it interacts with the memory buffer in the 11:26:13

1 process of doing its -- doing its read/write leveling.

2 So it doesn't only happen in the memory controller. It
3 interacts with the memory buffer also.

4 Q. Okay. Let's -- I was going to start with S4,
5 but maybe since we're on the topic we can talk about S5. 11:26:39

6 What is your understanding as to how Hiraishi's
7 S5 leveling is performed?

8 A. Okay. It depends. There's two parts to S5.
9 There's read leveling and there's write leveling. Which
10 would you like to go through first? 11:27:13

11 Q. I'll leave it up to you.

12 A. Okay. So let's do write leveling first.

13 And that is illustrated in Figure 16A and B of
14 Hiraishi. And what that does is it sends a -- it sends a
15 DQS strobe signal from the memory controller to the data 11:27:47
16 buffer.

17 In the data buffer, the DQS signal is used to
18 sample the CLK signal. And then that signal is returned
19 via a DQ line to the memory controller to determine
20 whether the sample signal is high or low. 11:28:16

21 And then what happens is the DQS signal -- the
22 timing of the DQS signal that was sent is shifted, and
23 it's made -- it's delayed. And then another sample is
24 taken and that DQS signal is returned.

25 And that process continues until the signal that 11:28:43

1 is returned on the DQ signal is different from what it
2 was initially until it sees a transition. Specifically,
3 it's looking for a transition of low to high.

4 Once it finds that transition, it knows that the
5 DQS signal, as it -- as it arrived to the data buffer, is 11:29:13
6 now in sync or now in phase with the CLK that is at that
7 data register buffer.

8 And at that time, it then stores into its
9 control circuitry how much it's going to need to delay
10 the DQS signal when speaking with the data register 11:29:41
11 buffer in order to allow it to operate correctly.

12 Q. And when you say it then stores in its control
13 circuitry how much it's going to need to delay the DQS
14 signal, are you referring to the memory controller?

15 A. Yes. This is -- the memory controller would -- 11:30:12
16 would be in charge of this. The memory controller
17 would -- would need to have that information, because
18 it's the memory controller that needs to do that delay.

19 Q. And -- and by "that delay," you're referring to
20 whatever delay the memory controller determines is 11:30:42
21 necessary so that the DQS is in phase with the CLK
22 signal?

23 MR. CHANDLER: Objection. Form.

24 THE WITNESS: At the data register buffer.

25 Q. BY MR. LINDSAY: Okay. And is -- I lied. I 11:30:59

1 said we would stick with S5, but since we're on write
2 leveling, it might be easier to talk about Hiraishi's S4
3 write leveling.

4 A. Okay.

5 Q. Can you describe that in similar detail, as you 11:31:17
6 just described the S5 write leveling?

7 A. Sure. So what happens in S4 write leveling --
8 and now I'm referring to Figure 14, 14A and 14B.

9 So what happens in S4 write leveling -- we are
10 now looking at the relationship between the CLK and the 11:31:43
11 DQS signal that appears at the input to the memory
12 device. We want that to now be in synch.

13 So what happens is the -- the module -- the --
14 the memory -- not memory. Let me get my terminology
15 correct here. 11:32:13

16 The -- not memory module, but the module -- the
17 118. The module that communicates -- the buffer. I'm
18 sorry. I'm saying module, but the buffer that
19 communicates with the -- with the memory device, it sends
20 out a DQS signal to the memory device, and then the 11:32:32
21 memory device samples the CLK at the time of the DQS
22 transition.

23 That signal -- that signal that's captured,
24 which is what the state or the value of the CLK is at
25 that instant, is then sent back on a DQ in or a DQ line, 11:33:04

1 a data line, back to the memory buffer.

2 The memory buffer looks at that and is -- looks
3 at what its value is, and then it shifts the -- it then
4 shifts the -- the DQS signal, and it performs that step
5 again, where it sends it out, it samples the CLK signal 11:33:33
6 and returns that value on a DQ signal -- DQ line.

7 That process continues until, again, there's a
8 transition going from 1 to 0.

9 Once it sees that transition, it knows that now
10 the DQS signal is in synch or in phase with the CLK 11:34:01
11 signal at the -- at the memory device.

12 So at that point, it stores into its control
13 circuitry -- into the now memory buffer control
14 circuitry, what that delay is in order to correctly send
15 data to a memory device and be able to have it received 11:34:31
16 correctly and stored correctly.

17 Q. Okay. And why -- what is Hiraishi's right
18 leveling in each case trying to correct for? In other
19 words, why does -- the DQS and the CLK signal, why do
20 they become misaligned? 11:35:09

21 A. They become misaligned because of the fly-by
22 clause that are caused by the -- caused by the
23 transmission of signals across the distance.

24 So whenever you transmit a signal on a line, it
25 takes a finite amount of time for it to travel from the 11:35:33

1 source to the destination.

2 And the CLK is no different. The CLK travels
3 across all of the -- all of the memory devices. And so
4 it takes longer for the CLK to reach the most distant
5 memory device than it does for the closest memory device 11:36:00
6 to the source, which is the module controller.

7 So that means that the -- the memory device that
8 it sees first -- sorry. Let me be more clear.

9 When you generate the CLK in the module
10 controller, the memory device that is closest to the 11:36:23
11 module controller will see the CLK first -- receive it
12 first.

13 Q. Dr. Wedig, I think you said, "Module
14 controller." Did you mean data buffer?

15 A. Well, it depends. There's actually two ways to 11:36:40
16 do it. I mean, the Hiraishi -- the patent talks about
17 both -- both Hiraishi and the '608 patent talks about
18 generating the CLK in the data buffer. You can also
19 general it in the module controller. Okay?

20 The -- the problem occurs in either case, but -- 11:37:01
21 so I'm talking about where the problem occurs most
22 dramatically. That is, when you generate the CLK in the
23 module controller. Okay? All right?

24 But as I said, you can also have the same
25 problem when it's generated in the data buffer. 11:37:26

1 Okay. Can I continue?

2 Q. Yes. Sorry.

3 A. Okay. So the CLK is generated. And as it
4 passes down -- as it goes from one memory device to
5 another, it takes longer for that CLK to arrive than -- 11:37:42
6 than the closest memory device. So the closest memory
7 device receives it at one time. The farthest memory
8 device receives it at a later time. Okay?

9 So this is why you need to shift the DQS signal.
10 Because, in fact, the DQS doesn't have to travel that 11:38:07
11 long distance. The DQS signal is generated first by
12 the -- first by the memory controller -- by the memory
13 controller and then passed directly through to the --
14 through the -- through the buffer. And then it's going
15 to go on to the memory device. And so there's a shorter 11:38:32
16 distance that it has to travel.

17 And given that there's a shorter distance, that
18 helps explain the SKU or the fly-by delay that occurs
19 between -- between one memory device receiving the DQS
20 signal versus another -- a farther away memory device 11:38:56
21 receiving the DQS signal.

22 Okay. I don't know if I explained that clearly
23 or not. I mean, I'm happy to answer the questions.

24 Q. Yes. Yes, that was very helpful.

25 And I believe a moment ago you talked about the 11:39:18

1 result of this S4 right leveling being stored in the data
2 buffer?

3 A. That's correct.

4 Q. And how is that result used, then, to actually
5 correct these -- for this fly-by issue?

11:39:40

6 A. So what it does is once you have that -- the
7 necessary delay, as I just said -- or you just said and I
8 agreed with, once it stores that -- that value in the --
9 in the control section of the data buffer, it then uses
10 that -- it uses that value to tell you how much to delay
11 the DQS signal and its associated DQ data in a -- when
12 you're doing a normal write operation.

11:40:07

13 Q. And I guess my question was more specific, which
14 is: Which -- and if we can look at Figure 5, if it's
15 helpful -- which components actually carry out that
16 process of using that stored value to correct the -- for
17 the fly-by issues?

11:40:41

18 A. Well, it's part of the write leveling circuit,
19 322, that's shown in Figure 5. And that write leveling
20 circuit goes to the DLL circuit. And so it would control
21 the DLL circuit to adjust the LCLKW signal to perform
22 that shift of the DQS in order to have it line up at
23 the -- at the memory device at the proper time.

11:41:08

24 Q. And delay circuit 370 is what -- is receiving
25 the local CLKW there. What is the delay circuit 370

11:41:47

1 doing?

2 A. That -- that would be doing the approximately
3 90-degree shift in order to -- I mean, it -- it actually
4 probably has multiple purposes. It -- it can do the
5 approximately 90-degree shift that you have to do. It 11:42:13
6 may also participate in the delay operation for -- for
7 delaying the DQS signal. You could implement it in
8 multiple ways.

9 Q. Is it delaying the local CLKW signal that it
10 receives? 11:42:40

11 MR. CHANDLER: Objection. Form.

12 THE WITNESS: I'm sorry. One more time. The
13 question was, is it doing what?

14 Q. BY MR. LINDSAY: Is it delaying the local CLKW
15 signal that's -- it receives? 11:42:59

16 A. Yeah, as I said, it -- it can operate -- I think
17 it can operate one of a couple ways. I might have to go
18 back to absolutely verify what Hiraishi says about it,
19 but my understanding was that it -- it takes the LCLKW,
20 and it delays it by approximately 90 degrees. 11:43:23

21 As I said, it could also participate in the
22 additional delay that is needed in order for the DQS to
23 line up with the CLK signal.

24 Q. Right. Understood.

25 I guess my question was, though, in either of 11:43:43

1 those situations --

2 A. Uh-huh.

3 Q. -- it's delaying the local CLKW signal that it
4 receives. Is that -- do I have that right?

5 A. Yes, that's correct. 11:43:57

6 Q. And then what is strobe-generating circuit 372
7 doing with that now delayed CLK signal?

8 A. So it's taking --

9 MR. CHANDLER: Objection. Form.

10 The number is confusing, what you just said. 11:44:19

11 MR. LINDSAY: Oh. Oh, yes.

12 THE WITNESS: Good catch.

13 MR. LINDSAY: It should have been
14 strobe-generating circuit 374.

15 THE WITNESS: Right. So that's doing what the 11:44:36

16 box says it's doing. It's taking a -- it's taking an
17 indication -- it's taking some type of start instruction,
18 meaning to start making a DQS signal. And that could
19 simply be a transition that says: Take that signal and
20 form a strobe out of that. 11:45:06

21 So create a rise, create a -- a hold for short
22 time and then create a fall.

23 So make a strobe using the instruction from
24 the -- from the delay circuit.

25 Q. BY MR. LINDSAY: So if we can look at Hiraishi 11:45:41

1 itself.

2 A. Okay.

3 Q. And I'm looking at paragraph 123.

4 A. Okay. I see that.

5 Q. So Figure 11 is describing a -- a read memory 11:46:12
6 operation. Is that -- is that your understanding?

7 A. Yes, it is.

8 Q. And so this is not a leveling operation in
9 Figure 11?

10 MR. CHANDLER: Objection. Form. 11:46:31

11 THE WITNESS: No. This would occur after
12 leveling has been performed. It would use the leveling
13 information in order to perform a normal read operation.
14 This is what is going to be done once your system is now
15 fully operational. 11:46:49

16 Q. BY MR. LINDSAY: Okay. And -- and going down a
17 bit to, then, Figure 15, and then focusing, I guess, on
18 the language in paragraph 147 that describes Figure 15.

19 Do you see that?

20 A. Give me a moment, please. 11:47:14

21 I see paragraph 147.

22 Q. And this is saying Figure 15 is explaining the
23 read leveling operation; right? So this is not a normal
24 memory operation, which is what Figure 11 was about. Is
25 that your understanding? 11:47:45

1 A. Yes.

2 MR. CHANDLER: Objection to form.

3 THE WITNESS: Right.

4 Oh, sorry.

5 MR. LINDSAY: Okay. Okay. Can we go off the 11:48:00
6 record for a second?

7 MR. CHANDLER: Sure.

8 THE REPORTER: Off the record.

9 (Recess.)

10 THE REPORTER: Back on the record. 12:47:25

11 Q. BY MR. LINDSAY: Okay. Dr. Wedig, I'm on
12 page 125 of your declaration, looking at a Figure 11 from
13 Hiraishi that has been annotated there.

14 A. I see it.

15 Q. Okay. The DQ out from the memory chip indicates 12:48:14
16 there's a CAS latency of five CLK cycles; is that right?

17 A. Yes, that's correct.

18 Q. And then the DQ out from the data buffer
19 indicates that latency is now six CLK cycles; is that --
20 am I reading that right? 12:48:56

21 A. Yes, you are.

22 Q. So does Hiraishi then describe setting the CAS
23 latency to one CLK cycle to the immediately next CLK
24 cycle --

25 MR. CHANDLER: Objection. Form. 12:49:36

Page 68

1 Q. BY MR. LINDSAY: -- in order to account for some
2 flight time delays?

3 MR. CHANDLER: Objection. Form.

4 THE WITNESS: So more generally, the way I read
5 Hiraishi is it teaches to extend the CAS latency or to 12:49:57
6 extend the -- more generally, the transfer back to
7 account for the fly-by delays.

8 Now, in the particular example, they show it
9 going from five to six. I don't think Hiraishi -- well,
10 first of all, I'm sure Hiraishi never deliberately said 12:50:30
11 that you delay it by only one CLK cycle. It just shows
12 this as the example.

13 But it does require that you extend it -- you
14 extend the time from the time of the read until the data
15 is returned in order to account for the fly-by delays by 12:50:53
16 inserting the delay.

17 Q. BY MR. LINDSAY: Right.

18 So in this example, he extends the latency by
19 one CLK cycle. Does he provide any other examples of
20 latency increases? 12:51:23

21 MR. CHANDLER: Objection. Form.

22 THE WITNESS: I have in mind -- I have to go
23 check and make sure, but I have in mind that he shows --
24 he shows an example for a write operation. Let me -- let
25 me -- let me check before I speak, please. 12:52:01

1 So in, yeah, Figure 12 of Hiraishi, it shows an
2 example where a write operation is extended from four --
3 the write latency is extended from four CLK cycles to
4 five CLK cycles.

5 So I think the way -- what I learn out of 12:52:52

6 Hiraishi is that you need to extend the memory operation

7 to account for the fly-by delays, and I don't think we're

8 fixed to being only four to five or five to six. It

9 would be whatever -- whatever you initially had to

10 something longer. And it would, you know, be the -- 12:53:17

11 teaching is to take into account the fly-by delays by

12 adding additional delay.

13 Q. BY MR. LINDSAY: Right.

14	But the two examples that Hiraishi gives, both	
15	those examples increase the latency by exactly one CLK	12:53:38
16	cycle.	

17 MR. CHANDLER: Objection. Form.

18 THE WITNESS: You're correct that the examples
19 they give extend it by one CLK cycle. But as I said, I
20 don't think Hiraishi is limited to that. 12:54:01

21 What I learn out of Hiraishi does not limit me
22 to that.

23 Q. BY MR. LINDSAY: Okay. Does Hiraishi disclose
24 how to correct for delays that are greater than one CLK
25 cycle? 12:55:10

1 A. I didn't see any discussion in Hiraishi about
2 doing that, so I think your answer is no. I didn't find
3 anything in Hiraishi that discussed that.

4 Q. And, in fact, it only show fly-by delays that
5 are less than one CLK cycle; right? 12:55:35

6 A. That -- that's all that's given in your
7 examples, yes, that's correct.

8 Q. Is it the case that regardless of fly-by delay,
9 that Hiraishi's examples address that delay by adding one
10 CLK cycle of additional latency? 12:56:14

11 MR. CHANDLER: Objection. Form.

12 THE WITNESS: Well, to be clear, Hiraishi does
13 not teach to simply add one CLK cycle of additional
14 delay. What Hiraishi teaches in its examples is to add
15 whatever delay is necessary in order to allow the -- the 12:56:41
16 individual memory devices to load the data buffers at the
17 same time.

18 So in these examples, it shows one CLK cycle of
19 delay. But the general teaching of Hiraishi is to
20 account for the fly-by delays and then delay -- delay the 12:57:17
21 load until they -- until they all line up.

22 Q. Well, it's to delay the load until the next CLK
23 cycle in the two examples that we were talking about;
24 right?

25 MR. CHANDLER: Objection. Form. 12:57:41

1 THE WITNESS: And, again, you're looking at just
2 these specific examples, and I'm referring to the general
3 teaching of Hiraishi.

4 Q. BY MR. LINDSAY: Right. Yes.

5 So, again, I think it would be most productive 12:57:54
6 if we break things down. You know, we can look at other
7 areas in Hiraishi that might support a more general
8 reading.

9 A. Okay.

10 Q. But just so we're, I guess, moving forward on 12:58:05
11 the examples, in the two examples, regardless of what the
12 fly-by delays are, Hiraishi, in those examples, just sets
13 latency to the next CLK cycle to address that?

14 MR. CHANDLER: Objection. Form.

15 THE WITNESS: Well, now you're -- I heard you 12:58:32
16 say something a little bit different. Can I -- can I
17 address that?

18 Q. BY MR. LINDSAY: Sure. Of course.

19 A. Okay. So you're correct that in these examples,
20 it changes the write latency and the read latency to add 12:58:49
21 one more CLK cycle. However, Hiraishi is not delaying
22 the load by just one CLK cycle. And the reason for that
23 is it's -- it's delaying the load to be -- to -- as to
24 whatever it needs to be in order to be able to account
25 for the fly-by delay. 12:59:23

Page 72

1 So, for example, if you look at -- let me find
2 it here.

3 If you look at Figure 15, in Figure 15 where we
4 are determining what the delay of the data is coming back
5 from the -- from the memory device, you see that the 12:59:45
6 memory device that's close to the -- that's close to
7 the -- close to the center of the -- of the DIMM -- that
8 is, data buffer -- what's being called data buffer 0
9 here, has a very short delay.

10 And then the one at the very -- at the very end 13:00:10
11 of the DIMM has a longer delay. And that's all due to
12 fly-by delay. And so you see that the time "A" is only
13 slightly longer than a T5, which is -- if it had been
14 ideal, if it had -- if there were no fly-by delay at all,
15 it would have arrived right at T5. 13:00:30

16 The one -- the device that's much further out
17 is -- has gotten very close to T6.

18 And so what actually needed to happen is that
19 there was a different delay that was inserted for the --
20 for the memory device that was close to the memory buff 13:00:54
21 or close to the center versus the delay that you needed
22 to insert for the device -- for the memory device that
23 was much further from the center of the DIMM.

24 So I just want to be clear that it wasn't simply
25 adding one CLK cycle of delay. It was adding one CLK 13:01:17

1 cycle to the memory read operation so that the -- so that
2 all of the devices would have the data and would transfer
3 at the same time. But the amount of delay that was
4 occurring was depending upon the amount of time it needed
5 to make up for in order for it to line up with CAS 13:01:46
6 latency equal to -- equal to six.

7 Q. Right. No, I -- I think we're on the same page.

8 A. Okay.

9 Q. So the CLK signal, CK(IN), that's along the top
10 there, that's -- is that a system CLK that's available to 13:02:09
11 all the memory chips, the data buffer and a register, I
12 guess, which isn't really shown, but it's a system-level
13 CLK; is that correct?

14 A. Yes, that's correct. That same CLK is given to
15 the memory chip -- the CLK that's given to the memory 13:02:30
16 chip is the same CLK provided to the data register
17 buffer. It's a system-level CLK.

18 Q. So -- so the data buffer and the memory chips
19 will know when they are at T5 or T6?

20 In other words, it would be a common -- in other 13:03:03
21 words, it would be the common understanding of where in
22 the operation all the devices are?

23 MR. CHANDLER: Objection. Form.

24 THE WITNESS: Yeah, that's correct.

25 Q. BY MR. LINDSAY: And so we were just talking 13:03:24

1 about the fact that memory chip 200-0 has a much shorter
2 flight time delay because it's closer than memory chip
3 200-19, which has a longer delay and -- in order to -- in
4 order to output data at the same time.

5 So to --

13:04:09

6 A. Uh-huh.

7 Q. -- accommodate that different delay, the data
8 buffer then is outputting it all at T6?

9 MR. CHANDLER: Objection. Form.

10 Q. BY MR. LINDSAY: Regardless of where it came
11 from, it -- it would be output at T6?

13:04:24

12 MR. CHANDLER: Objection. Form.

13 THE WITNESS: Yeah, it output to T6. So they're
14 all outputs at the same time. So that's why -- that's
15 why their delay is necessary, to be inserted based on the
16 different times at which the data is returned.

13:04:39

17 Q. BY MR. LINDSAY: Right.

18 And I guess I was just trying to -- I think
19 we're saying the same thing, is that the output is -- the
20 data's output at T6 regardless of how long the flight
21 time delay was, it's just that some data has to be
22 delayed longer than other data?

13:05:03

23 A. That's the --

24 MR. CHANDLER: Objection. Form.

25 THE WITNESS: The goal -- the goal is to be able

13:05:18

1 to output the data at the same time, right. And so I
2 think we are saying the same thing.

3 And so if it comes in quickly, you need to add
4 more delay than if it comes in later.

5 Q. BY MR. LINDSAY: When you say add in more 13:05:44
6 delay -- I mean, at a signal level --

7 A. Uh-huh.

8 Q. -- how does that work?

9 A. I -- I don't understand your question. I mean,
10 do you want to look at -- 13:06:10

11 Q. So I guess let me maybe pose it differently, if
12 I could.

13 I have a series of data buffers, nine data
14 buffers. They're receiving data at different times.

15 A. Uh-huh. 13:06:35

16 Q. In order to output them at the same time -- and
17 I want to do that at T6 --

18 A. Okay. Uh-huh.

19 Q. -- am I, as a data buffer, looking at the CLK
20 signal and then -- for that operation, obviously, when I 13:06:56
21 get to T6, outputting whatever I've accumulated at that
22 point?

23 I'm just trying to understand. Is that
24 generally how it works?

25 MR. CHANDLER: Objection. Form. 13:07:12

1 THE WITNESS: Well, it's -- it's -- yeah, it's
2 going to hold. It's going to come into the data buffer.
3 It's going to hold the data, if it came in early, and
4 then it's going to output it at T6.

5 And if it comes into the data buffer later, then 13:07:33
6 it's going to hold it until it gets to T6 in this
7 example.

8 So the amount of hold time is going to be
9 different based on when it came in. And so that's --
10 that's where the delay occurs. 13:07:50

11 Q. BY MR. LINDSAY: Right.

12 But I guess my question is: When I get to T6,
13 what is -- where does the signal come to say: Okay,
14 transmit it out. We're at T6.

15 A. Where does the signal come? I mean, that's the 13:08:16
16 entire purpose of doing this retraining. You do the
17 retraining to determine when the signals arrived so that
18 you know how long to hold it. Maybe I'm not
19 understanding your question.

20 Q. Right. So maybe I'm not clear. 13:08:38

21 So looking at -- you can look at whatever you
22 want, but in -- you know, Figure 5 has the -- maybe the
23 most information. And what I'm trying to figure out is
24 on a signal level --

25 A. Uh-huh. 13:09:02

1 Q. -- this data buffer, for example, is having data
2 come into the FIFO --
3 A. Uh-huh.
4 Q. -- and -- remind me, were we talking about a
5 read operation or a write operation? 13:09:19
6 A. Right now we're talking about a read operation.
7 Q. Okay.
8 A. Write operation -- write operation also has a
9 delay, but we're talking about read right now.
10 Q. Okay. So the data's coming in to FIFO circuit 13:09:29
11 302 in -- in the context of what we've been talking
12 about. And it's going to be -- it's going to get sent
13 out at T6. So what -- is it the DLL circuit that's --
14 it's receiving the system CLK, so it knows T6. Is that
15 DLL circuit what is triggering the clocking-out of the 13:09:59
16 data, then, at T6?
17 MR. CHANDLER: Objection. Form.
18 THE WITNESS: Well, the DLL -- I mean, in a
19 sense, yes. I mean, the DLL circuit gives you the timing
20 for the chip. So yeah, so it's going to generate the 13:10:16
21 CLK.
22 So -- so after it's held it the appropriate
23 amount of time, it will CLK it out at T6. And yeah, the
24 DLL circuit is in charge of making that CLK.
25 Q. BY MR. LINDSAY: Okay. And then all the other 13:10:37

1 eight data buffers, if we're -- if we're in that type of
2 a module, are also receiving their CLK signals and their
3 respective DLL circuits saying: Okay, for this operation
4 we're at T6 --

5 A. Uh-huh. 13:10:56

6 Q. -- CLK out whatever we've got in the FIFO at
7 that point?

8 A. Again, for this example --

9 MR. CHANDLER: Objection. Form.

10 THE WITNESS: Again, for this -- for this 13:11:03
11 example, right, it's going to hold it for whatever length
12 of time it needs so that they all -- you know, to that --
13 you're going to hold it until the last one arrives, and
14 then you send it out.

15 Q. BY MR. LINDSAY: Yeah, and so in Hiraishi's 13:11:24
16 case, his -- he doesn't disclose delays greater than one
17 CLK cycle. So if you delay to one CLK cycle, you'll know
18 that he has accounted for all possible delays in his
19 system?

20 A. Again, I want to make sure we're clear on this. 13:11:51
21 We don't just delay one CLK cycle. We delay whatever
22 time is necessary --

23 Q. Right.

24 A. -- in order that -- in order for it to line up.

25 I mean, in fact -- but you're correct that in the 13:12:04

1 examples, he doesn't show anything more than one CLK
2 cycle, so -- but my understanding from Hiraishi is that
3 you delay the length of time necessary for it to line up.

4 And that could be extended. If it requires
5 multiple CLK cycles in -- you know, Hiraishi doesn't 13:12:23
6 teach that. But I think one of ordinary skill could
7 extend this using other references to assist in order to
8 help understand how -- you know, a way to do that. But
9 you could extend it to more than a CLK cycle with -- with
10 further information. 13:12:47

11 Q. Is that -- are you -- you said with other
12 references. Would Tokuhiro be an example of another
13 reference that would suggest delays of greater than one
14 CLK cycle?

15 A. Tokuhiro would help and Giovanni would help 13:13:11
16 also.

17 Q. So a moment ago we talked about the examples --
18 a little while now, I suppose, we've been talking about
19 the examples, and -- and you said that there were other
20 teachings in Hiraishi about the delay of -- can you point 13:13:36
21 me to what you were referring to then?

22 A. I'm trying to remember what I said it in
23 reference to. I mean, Hiraishi is more than just the
24 Figures, you know, 5 and 11 and, you know, 12. So, I
25 mean, I guess -- remind me. 13:14:09

1 Q. Okay.

2 A. Teachings for what in particular?

3 Q. Right.

4 So we were talking about the fact that in the
5 two examples that Hiraishi shows in the figures -- 13:14:20

6 A. Uh-huh.

7 Q. -- he's setting the latency to, you know, one
8 CLK cycle higher.

9 A. Right.

10 Q. And -- and I believe you said it doesn't have to 13:14:30
11 be one CLK cycle that teaches -- it doesn't have to be
12 one CLK cycle or something to that effect.

13 And so that's what I was trying to understand,
14 is what other part of Hiraishi you would consider as
15 teaching something other than setting latency to just the 13:14:56
16 next highest CLK cycle?

17 A. Okay. Good. All right. Now I understand your
18 question. One moment.

19 Okay. So looking in paragraph 128 of
20 Hiraishi -- 13:16:24

21 Q. Okay.

22 A. -- they use -- they're using CL equals 5. It
23 says, "In the example shown in Figure 11." So, I mean --
24 and then it goes on to say, "In the example shown in
25 Figure 11," multiple places -- what they're is that 13:16:44

1 nothing is fixed to being CL 5.

2 And down in 133, it says, "In this example,
3 W" -- "WL = 4."

4 And so, you know, I just -- I think what you
5 need to do is to focus on the general teaching and to not 13:17:20
6 be caught up in the example being the only way to do it.

7 So I -- I use Hiraishi as a general teaching.
8 And, you know, the examples are purely just examples.

9 Q. Right.

10 So I understand that setting -- having a CAS 13:17:47
11 latency of 4, 5 or 6 would be -- you know, vary from
12 system to system, design to design.

13 But what I was asking for more particularly is:
14 Regardless of what that official latency value is --

15 A. Uh-huh. 13:18:13

16 Q. -- the two examples we looked at increased it by
17 one CLK cycle.

18 MR. CHANDLER: Objection. Form.

19 Q. BY MR. LINDSAY: So I'm focusing on the
20 increase. 13:18:23

21 A. Uh-huh.

22 Q. And I wanted to understand what broader teaching
23 Hiraishi may have, in your opinion, that it didn't have
24 to be the next CLK cycle, regardless of where you
25 started. 13:18:37

1 A. Okay. So the words "it doesn't have to be the
2 next CLK cycle," those word were not found in Hiraishi.
3 But what is found in Hiraishi is that you measure the
4 time "A," and then you give that -- with that
5 information, it tells you how long to delay. 13:19:04

6 And what I learned from that is that if you --
7 if you do need to delay longer than a CLK cycle, then you
8 do that with appropriate modifications to -- to the
9 design of Hiraishi, such as what we provided in other
10 references. 13:19:31

11 Q. So -- right, so I think we're getting to it.

12 So the part about measuring time "A" and
13 figuring out from there the delay, that part, where would
14 I find that in Hiraishi?

15 A. You find it -- well, I can -- I mean, I can -- I 13:19:47
16 can find the words. But I'll point to the figure, which
17 is -- and if you'd like me to find the words for it, I
18 will. But it has to do with -- one moment, please.

19 Back at Figure 15, in showing the time "A," it
20 says -- it says to measure the time "A." And then it 13:20:15
21 says to do things once you measure the time "A." And it
22 does specifically say to -- well, I'll find the words for
23 that because I know what you're looking for.

24 Okay. In paragraph 51 -- 151, it says, "The
25 time is measured for each of the memory chips, stored in 13:20:54

1 the data register control" -- let's see.

2 "The time is measured for each of the memory
3 chips 200, stored in the data register control circuit
4 320 in the data register buffer 300, and used in the
5 adjustment of an activation timing of the input buffer 13:21:13
6 INB and the like."

7 So it says for -- it's the activation of the
8 input buffer and the like, meaning other things that need
9 to be done.

10 And then when you get to looking at what "and 13:21:27
11 the like" is, you see that it is doing the delay that's
12 necessary in order to have it all line up.

13 Q. So the Butt reference we talked about earlier
14 describes a strobe-centering process generally; right?

15 A. Generally, yes. 13:23:05

16 Q. And is -- is the Butt reference either advancing
17 or delaying a strobe signal in order to optimize -- I
18 think what it calls the data valid window?

19 A. It's -- yeah, it's -- it's adjusting the -- it's
20 adjusting the DQS signal to be able to optimize where it 13:23:45
21 samples the data in the -- in the data valid window.

22 Q. And what's the benefit of doing that?

23 A. Well, it gives you a reliable way to be able to
24 capture the data.

25 Q. And does Butt delay or advance the DQ data 13:24:12

1 signal as well?

2 MR. CHANDLER: Objection. Form.

3 THE WITNESS: Well, it -- you know, well, Butt
4 teaches primarily -- I mean, it -- when Butt teaches the
5 optimization, it is in order to allow you to sample 13:24:46
6 the -- the DQ signal in the best position.

7 So you're moving the DQS while holding the DQ
8 the same. So it -- you're trying to get right in the --
9 right in the middle, the best, most optimal spot to where
10 you want to sample the valid data. 13:25:15

11 Q. BY MR. LINDSAY: Okay. I think I understand
12 that.

13 I'm going to jump ahead, then, in your
14 declaration to page 211 --

15 A. Okay. 13:25:42

16 Q. -- and start talking about the Tokuhiro
17 reference.

18 A. 211? I'm sorry, page 211?

19 Q. Yes, page -- there's a figure there, which is
20 right above paragraph 262. But I thought it would be 13:25:58
21 easier to give the page number.

22 A. Okay. I'm there.

23 Q. So in purple, there's a component labeled
24 "DR-1."

25 A. That's correct. 13:26:19

1 Q. Is that a delay element from Tokuhiro?

2 A. Yes, it is.

3 Q. And what kind of a delay circuit does Tokuhiro
4 say that could be?

5 A. Well, he gives the details of it in Tokuhiro. 13:26:36
6 Takes it all the way down to the logic gate design. But
7 it's a -- it's an element that performs what it says.
8 It -- it takes an input, it delays it by a programable
9 amount and then produces an output.

10 Q. And it's kind of small. I was going to ask you 13:27:06
11 about Figure 5 of Tokuhiro. So maybe we should just go
12 to the reference itself.

13 A. Okay. Sorry. You -- you want me to open up
14 Tokuhiro?

15 Q. Yeah. 13:27:27

16 So if we could take a look at Tokuhiro Figure 5.
17 I just think that version on -- in your declaration's too
18 small. At least for my eyes?

19 A. Okay. So just to be clear, if we're still
20 focused on page 211 -- oh, I see. Yes, Figure 5. 13:27:40

21 Okay. I have that in larger -- I have a
22 Tokuhiro reference opened, and I have Figure 5 filling my
23 screen.

24 Q. Okay. So Figure 5, in roughly the middle there,
25 labels a component DR-1, right below the DR-2 -- 13:28:06

1 A. Uh-huh.

2 Q. -- and so on.

3 Is that the delay circuit in purple that we were
4 looking at on page 211 of your declaration?

5 MR. CHANDLER: If I could make a suggestion so 13:28:23
6 the record's clear. I mean, page 186 of the --
7 Exhibit 1003 has a bigger picture of Figure 5. There's a
8 lot going on in that figure, so I just want to be able to
9 follow along what you're saying. It's hard to get from
10 the words. 13:28:44

11 MR. LINDSAY: Okay. Yeah, that's fine. Thanks.

12 Q. Let's focus on page 186 of your declaration. I
13 think that's -- could work better.

14 A. Okay. I'm there.

15 Q. Okay. So in the purple boxes in the middle of 13:29:00
16 Figure 5 from Tokuhiro, on page 186 of your declaration,
17 there are components labeled "DR-1" and "DR-2."

18 Do you see that?

19 A. Yes, I see that.

20 Q. Okay. And so the DR-1 element, is that the 13:29:16
21 delay circuit that we were just looking at on page 186 of
22 your declaration?

23 A. So I am looking at 186, so --

24 Q. I'm sorry. Apologies. 211. Page 211.

25 A. Yes, that's the same -- that's the same delay 13:29:46

Page 87

1 element.

2 Q. And that delay element, DR-1, that's in purple
3 at page 186 and 211 of your declaration, is being added
4 to the buffer circuit 300 of Hiraishi?

5 A. Yeah. Well, to be clear, the teachings of 13:30:18
6 Tokuhiro are being added to Hiraishi. And part of that
7 requires that you incorporate the delay elements that are
8 taught in Tokuhiro into the buffer circuit of Hiraishi.

9 Q. Okay. Understood.

10 And in Figure 5 of Tokuhiro, on page 186 of your 13:30:42
11 declaration, what signal is the DR-1 element delaying?

12 A. Your question is: What element is DR-1
13 delaying?

14 Q. Not exactly.

15 So it's -- on page 186 of your declaration, 13:31:14
16 Figure 5 of Tokuhiro --

17 A. Uh-huh.

18 Q. -- what signal is the DR-1 element delaying?

19 MR. CHANDLER: Objection. Form, because there
20 are two DR1s. 13:31:31

21 THE WITNESS: Do you want to clarify?

22 Q. BY MR. LINDSAY: You can answer the question
23 individually or together.

24 A. Okay. DR-1 is delaying -- in the first case, in
25 the upper case, it's delaying DQ1[1]. 13:31:51

1 In the lower case, DR-1 is delaying the signal
2 DQ1[K].

3 Q. So in each of those cases, the DR-1 component is
4 delaying a DQ data signal?

5 A. Yes, that's correct. 13:32:30

6 Q. And then if we could look at page 213 of your
7 declaration, the figure there.

8 A. Okay.

9 Q. So in purple, this is the DR-1 element that we
10 were just discussing from Tokuhiro; right? 13:33:18

11 A. Yes, that's correct.

12 Q. And here, the DR-1 element is being added to
13 Hiraishi's strobe-generating circuit 376?

14 MR. CHANDLER: Objection. Form.

15 THE WITNESS: Yes, that's correct. 13:33:51

16 Q. BY MR. LINDSAY: And is the delay element DR-1
17 delaying both the read data strobe signal 350 and the
18 local CLK signal that's going to the read FIFO?

19 A. Yeah, that's correct. That would need to be the
20 case because you want to make sure that you output your 13:34:24
21 data with the same delay as you output the strobe.

22 Q. Is the amount of delay that is applied to the
23 read data strobe signal 350 the same or different than
24 the amount of delay that's applied to the local CLK
25 signal sent to the FIFO? 13:35:01

1 A. Well, first of all, what you refer to as the
2 local CLK signal -- I want to make sure that we
3 understand each other. The signal that goes directly
4 down to the FIFO is the same delayed signal that came
5 from DR-1. So I don't think it's correct to refer to 13:35:28
6 that as a local CLK signal. It's not.

7 Q. Okay. Well, maybe we'll back up, then.

8 So LCLKR, the local CLK signal from the DLL
9 circuit, is being provided to Hiraishi's
10 strobe-generating circuit 376; right? 13:35:59

11 A. That's correct.

12 Q. And that's also correct in the modified version
13 of Hiraishi shown here?

14 A. That's correct.

15 Q. Okay. Is the unlabeled line that comes out of 13:36:11
16 the bottom of strobe-generating circuit 376 a delayed
17 version of the LCLKR signal that's being provided by the
18 DLL circuit to the strobe-generating circuit 376?

19 A. Not exactly. Can I explain what it is?

20 Q. Please. 13:36:51

21 A. What it is is the same -- it's essentially the
22 same as what comes out to the left of the box from 376.
23 It is a -- it's a signal that took LCLKR as input to help
24 provide the activation timing, but then it has generated
25 a strobe -- it generated a strobe signal. It delayed it, 13:37:22

1 and then that is the signal that then goes down to the
2 FIFO. So I could have shown it as attaching to the left
3 side and coming over and coming down because it's the
4 same signal.

5 Q. I see. That was not clear to me originally. 13:37:45

6 So just for the record so it's clear, the
7 strobe-generating circuit 376 --

8 A. Uh-huh.

9 Q. -- is generating a strobe; correct? And that
10 strobe is being then delayed by DR-1? 13:38:05

11 A. Uh-huh.

12 Q. And then that delayed strobe is being output in
13 two places, one where the crosshatch orange goes out to
14 350 --

15 A. Uh-huh. 13:38:28

16 Q. -- and second, down to CLK the data out of the
17 FIFO read circuit 302?

18 A. That's correct.

19 Q. So if we could go back to 186 of your
20 declaration and take a look at Figure 5 of Tokuhiro 13:39:15
21 again.

22 A. Okay.

23 Q. So here there's a memory controller 12, and it's
24 connected to a CPU 13; is that -- is that right? Am I
25 reading this right? 13:39:35

1 A. Yes.

2 Q. And is -- that CPU 13, is that the main CPU of
3 the computer?

4 A. Yes, that's what I understand.

5 Q. And there's a line labeled "d1" going from 13:39:48
6 CPU 13 to certain delay elements. And then there's a
7 second line labeled "d2" that's going from CPU 13 to
8 other delay elements. Is that also correct?

9 A. That's correct.

10 Q. And what are those lines, d1 and d2, if you 13:40:18
11 recall?

12 A. Those lines are control lines for setting the
13 delay values for DR-1 in the case of d1 -- I'm sorry.
14 Let me correct that.

15 So those are control lines for setting the 13:40:41
16 values in the delay elements. d1 appears to be connected
17 for a set of delay elements that are not highlighted.
18 And d2 are for delay elements that are highlighted.

19 Q. Okay. Right.

20 And so just to kind of explain that a little 13:41:08
21 bit, so d1 is connected to control the delay elements
22 that are labeled "DW1," "DW2." And then again at the
23 bottom DW1 and DW2.

24 A. That's correct.

25 Q. So -- so the signal line d1 is dedicated to the 13:41:35

1 DW delay elements, and control signal line d2 is
2 dedicated to the DR control elements?

3 A. That's -- that's the way Tokuhiro implemented
4 it, yes. It's not -- not germane to my combination, but
5 what you're saying is correct. 13:42:06

6 Q. And is it your understanding that Tokuhiro
7 programs those delay elements in the memory controller
8 using logic in the CPU 13?

9 A. That's the way Tokuhiro does it, but it can be
10 done other ways also. I mean, that's -- that's just the 13:42:36
11 way this Tokuhiro happened to implement it, but that's
12 not the only way.

13 Q. Does -- so switching gears for a second. I'm
14 going to ask you about JEDEC standards.

15 A. Okay. 13:43:11

16 Q. Is it your understanding that JEDEC sets limits
17 on the size of DDR memory modules -- physical size of the
18 memory modules?

19 MR. CHANDLER: Objection. Form. Objection.
20 Form. 13:43:28

21 THE WITNESS: I mean, they're only limited by
22 the addressability. I mean, I -- I think there are
23 limits in the extent that there's only so many address
24 lines. Other than that, it doesn't say -- they don't
25 specifically say you cannot make a memory module larger 13:43:46

1 than such-and-such.

2 Are you talking about physical -- I'm sorry.

3 Are you referring to the physical size of the module?

4 Q. BY MR. LINDSAY: Correct.

5 A. Oh, okay. I'm sorry. I'm thinking of the -- of 13:43:56
6 the contents of the memory.

7 Q. Right.

8 A. Yes. No, they -- they specify the -- the
9 physical size that you are to make your memory module,
10 that's correct. 13:44:08

11 Q. So if I wanted to make a bigger, you know -- you
12 know, DDR memory module, that would not be compliant with
13 the JEDEC standard if it exceeded their -- their
14 prescribed dimensions for memory modules of that -- of
15 that type? 13:44:34

16 MR. CHANDLER: Objection. Form.

17 THE WITNESS: Yeah, it's correct. They
18 specify -- they specify pretty exacting what the size of
19 the -- of the memory module should be.

20 Q. BY MR. LINDSAY: Does JEDEC also prescribe the 13:44:53
21 dimensions for the size of the memory controller?

22 A. No, not that I know of.

23 Q. So Tokuhiro -- I want to look at Figure 11. I
24 don't know if it's in your declaration, but we can --
25 it's up to you, if you want to pull up the reference 13:45:38

```
1 | itself or find it in your declaration.
```

2 A. I -- I have it. I've got Figure 11 from
3 Tokuhiro on my screen.

4	Q. Okay.
---	----------

5 MR. CHANDLER: It's on page 195 of your 13:45:50
6 declaration, if you want.

7 THE WITNESS: I'm sorry. What did you say?

8 MR. CHANDLER: I'm looking at page 195 of your
9 declaration, if that's what you guys are referring to.

10	THE WITNESS: Okay.	13:46:02
----	--------------------	----------

11 Q. BY MR. LINDSAY: Whatever is easiest for you,
12 Dr. Wedig.

13 A. Okay. I have them both here.

14 Q. Okay. So in Tokuhiro Figure 11, the delay
15 elements DR-1 through DR-n, those are in the memory 13:46:24
16 controller; is that correct?

17 A. Well, the way Tokuhiro did his specific
18 implementation, yes, that's the way it's shown.

19 Q. And so the DQ data and DQS strobe signals, those
20 are being delayed in the memory controller in Tokuhiro; 13:46:48
21 right?

22 A. Well, specifically, the -- the captured DQ data
23 is being delayed, just to clarify. What you said was not
24 exactly correct.

25 Q. You're right. I'll rephrase the question. 13:47:21

1 In Figure 11 of Tokuhiro, is this showing that
2 the DQ data is being delayed in the memory controller?

3 A. Yes. From the way Tokuhiro did his specific
4 implementation, that's -- that's where he put it.

5 Q. And is this DQ data that's being delayed in the 13:47:45
6 memory controller, is that arriving between T9 and T10?

7 A. Yes, that's correct.

8 Q. And then is the DQ data being delayed so that it
9 all is available at T10 in the memory controller?

10 A. Yeah, that's exactly what Tokuhiro's teaching. 13:48:24
11 Yeah, in order to have them so that they're all available
12 at the same time. So that it all appears as though, to
13 the system, that they arrived at T10.

14 Q. And I apologize for jumping around, but if we
15 could go back to Figure 5 of Tokuhiro again. 13:48:59

16 A. Okay.

17 Q. And I think that was -- I'm sorry. Yeah,
18 Figure 5 on 186.

19 A. Okay.

20 Q. So -- 13:49:23

21 A. One moment, please.

22 Okay.

23 Q. So in Figure 5 of Tokuhiro, what is your
24 understanding of what is connecting the CPU 13 to the
25 memory controller 12? 13:49:42

1 A. What's connecting the two? In -- in Tokuhiro,
2 it's all the lines that you see connect -- that are --
3 that are horizontally shown between the CPU and the
4 memory controller.

5 Q. Right. So that -- 13:50:10

6 MR. CHANDLER: It's a bit garbled. Just a sec.
7 Hold on one sec.

8 Can you guys hear me now?

9 MR. LINDSAY: Yeah.

10 THE WITNESS: Yes, we can hear you now. 13:50:33

11 MR. CHANDLER: Got it. Sorry. It got a bit
12 garbled. Go ahead.

13 The question was: What's -- what's connecting
14 CPU 13 to memory controller 12? And I heard an answer
15 about the lines -- horizontal lines. 13:50:51

16 MR. LINDSAY: Right.

17 Q. So my question was more specific about what
18 would -- what would the -- what would those lines be
19 referred to? Is that a data bus or control signal bus?

20 I mean, in the context of the memory board where 13:51:15
21 these components are inserted into, what would be your
22 understanding of what is connecting the CPU and memory
23 controller?

24 A. I guess I'm not exactly sure of the question. I
25 mean, it's made up of multiple things. It's made up of 13:51:35

1 data lines, which you could call a data bus. But a data
2 bus normally -- it also has additional signals, such as
3 address and control.

4 So, I mean, I -- I don't know if I want to
5 characterize it any more than the wires that you see 13:51:56
6 here. The -- the connections between the CPU and the
7 memory controller comprised of the lines that you see on
8 this page.

9 Q. And on a -- on a mother board, would there be a
10 socket to -- for the CPU to be inserted into and a 13:52:18
11 separate socket for the memory controller to be inserted
12 into?

13 MR. CHANDLER: Objection. Form.

14 THE WITNESS: I'm sorry. That's -- that's very
15 system dependent. It's -- some -- some systems now have 13:52:31
16 the memory controller as part of the CPU. Some of them
17 have it separate. You know, where you draw the boxes is
18 very system dependent.

19 Q. BY MR. LINDSAY: So in the -- that's fair
20 enough. But in the time of Tokuhiro -- 13:52:56

21 A. Uh-huh.

22 Q. -- in the 2007/2008 time frame, would you expect
23 the CPU to be inserted into one socket of the memory --
24 of the motherboard and the memory controller to be
25 inserted into a separate socket? 13:53:21

1 MR. CHANDLER: Objection. Form.

2 THE WITNESS: I -- you know, I don't want to
3 characterize. It depends on -- it depends on the CPU.
4 There were CPUs that had their own memory controllers
5 internal in that time frame. So I -- I can't universally 13:53:38
6 say one way or the other.

7 Q. BY MR. LINDSAY: You're aware of CPUs that had
8 internal memory controllers in 2007?

9 A. I'm familiar with CPUs that had memory control
10 such that you could have a CPU that talked directly to 13:53:57
11 memory. Now, whether you call that a memory controller
12 or not, anything that can control memory directly you
13 could call a memory controller. So yes, I'm familiar
14 with that.

15 Q. And continuing to look at our Figure 5 from 13:54:15
16 Tokuhito, what is connecting the memory controller 12,
17 then, to the DIMM 11?

18 A. Just same answer as before, that it's a set of
19 lines that have a set of controls and data, as shown in
20 the -- in the diagram. 13:54:43

21 Q. Right.

22 So would that set of lines include a data bus?

23 A. Well, again, "data bus" is a very broad term,
24 and it's a very loaded term. Because I don't think I'd
25 characterize this as specifically a data bus. It is a 13:55:01

1 bus which carries data. But the word "data bus" also
2 includes address, control, read/write signals.

3 What I see is a series of data signals, strobe
4 signals and a CLK.

5 Q. Right. 13:55:21

6 A. So I don't -- like I said, I -- I'm not willing
7 to give it that labeling of a -- of a data bus only
8 because it's -- that's a -- you know, that's a loaded
9 term that has multiple meanings.

10 Q. Right. 13:55:39

11 Okay. And is it your understanding that
12 Tokuhiro describes a DDR3 system?

13 A. Yes, I think so. I mean, let me see what
14 Tokuhiro has to say about that.

15 Yeah, it's -- he's described it in the DDR3 time 13:56:09
16 frame, yes.

17 Q. And I can help. Maybe one spot in column 5,
18 line 57.

19 A. Column 5, 57.

20 Okay. Yeah, I see that. 13:56:35

21 Q. Okay. And so -- just to orient the next
22 question, so in Tokuhiro Figure 5 we were looking at,
23 would you understand that the DIMM module 11 is a DDR3
24 module?

25 A. I think it would be in the DDR3 family. 13:57:21

1 Q. Fair enough.

2 A. There are multiple different kinds of DDR3
3 modules. But it would be in that family.

4 Q. Fair enough.

5 And is it your understanding that -- excuse me. 13:57:36

6 Is it your understanding that the memory
7 controller 12 communicates with DIMM 11 using DDR3
8 signaling protocols?

9 A. I -- I don't see that specified in Tokuhiro.
10 First of all, it doesn't give all of the -- it doesn't 13:58:18
11 give all the signals that are necessary for it to
12 communicate by that protocol, and it also doesn't show
13 the timing for transmitting the signals, so...

14 Q. Right.

15 So we described a second ago -- I understand -- 13:58:35
16 I appreciate that Tokuhiro doesn't say that it uses DDR3
17 signaling protocols to communicate between the memory
18 controller 12 and the DIMM 11.

19 A. Uh-huh.

20 Q. My question is about reading Tokuhiro and the 13:58:58
21 fact that column 5, line 57, it says the memory
22 controller 12 is a DDR3 memory interface --

23 A. Uh-huh.

24 Q. -- for controlling read/write operations.

25 Is it your understanding that that memory 13:59:15

1 controller 12 would then be communicating with DIMM 11
2 using DDR3 signaling protocols?

3 A. I would say that, you know, it's possible that
4 it could. It -- you know, I -- I read Tokuhiro more
5 broadly to say that, you know, this is -- this is what 13:59:53
6 was being done in that time frame and that a memory
7 controller -- memory controller would -- you know, could
8 operate in that -- with that protocol. But I don't
9 see -- I don't see Tokuhiro limiting you to that.

10 Q. Have you ever seen a DDR3 memory interface that 14:00:33
11 did not use DDR3 signaling protocols?

12 A. In actual -- in actual usage, no. But it
13 doesn't mean that a patent that talks about DDR3
14 technology requires that everything be exactly DDR3
15 transmission protocols. 14:01:27

16 Q. Would it -- could you at least agree that
17 Tokuhiro's memory controller 12 is communicating with the
18 DIMM 11 using some signaling protocol?

19 A. Yes, I can agree with that. It has to have
20 something that they agree on for communication. 14:01:51

21 Q. And if the DIMM module 11 were a DDR3 DIMM
22 module --

23 A. Uh-huh.

24 Q. -- then would it be your expectation that that
25 signaling protocol would be in accordance with the DDR3 14:02:30

1 signaling standard?

2 A. Well, given that restriction, given that you're
3 saying the -- the hypothetical is that the DIMM module is
4 a DDR3 DIMM module, then yes, I would expect it to -- in
5 that situation, to be using DDR3 communication protocol. 14:02:53

6 Q. Right.

7 And if the DIMM module were DDR2, would your
8 answer be the same, that you would expect the memory
9 module -- I'm sorry -- the memory controller and the DIMM
10 to be communicating in accordance with DDR2 signaling 14:03:15
11 protocol?

12 A. Again, same answer. Given that restriction of
13 being a DDR2 DIMM module, then yes, I would expect it to
14 be using DDR2 signaling protocol.

15 Q. So in the combination -- the Hiraishi/Tokuhiro 14:03:48
16 combination that we've been discussing --

17 A. Uh-huh.

18 Q. -- does Hiraishi's memory controller still
19 include delay elements on its own?

20 A. Hiraishi -- 14:04:14

21 THE WITNESS: Sorry. Mr. Chandler, did you want
22 to say something?

23 MR. CHANDLER: Yeah.

24 Objection. Form.

25 THE WITNESS: Okay. 14:04:23

Page 103

1 Hiraishi has very little discussion about what
2 its memory controller does. Are you asking me what's
3 taught, or are you asking me what I would expect?

4 Q. BY MR. LINDSAY: What -- what would you expect?

5 A. Well, given that Hiraishi -- that the data that 14:04:47
6 enters Hiraishi is -- the DQS and the CLK are aligned,
7 and the data from individual -- individual data buffers
8 are aligned. But given that the data across all the data
9 buffers is not aligned, then I would suspect that there
10 is going to need to be some type of alignment mechanism 14:05:32
11 performed inside the memory controller. And that may
12 involve delay elements. But, you know, they can do it
13 however they want.

14 Q. And, I mean, what is the general way in the art
15 that the memory controller in the Hiraishi/Tokuhiro 14:05:56
16 combination would address those varying delays across
17 different memory buffers then?

18 A. Well, if you -- if you have to do alignment --
19 if you have to make a series of data inputs that come in
20 at different times line up to be able to have them all 14:06:32
21 appear at the same time, then you're going to need to do
22 some type of delay somewhere.

23 And Hiraishi has it occurring -- you know, that
24 it puts that problem off to the memory controller. But
25 this is where I thought one of the values of Tokuhiro 14:07:01

1 was, that it now makes it so that Hiraishi does not cause
2 the memory controller to have to perform that
3 realignment.

4 Q. Right.

5 So your last answer makes me think that maybe 14:07:19
6 you didn't understand my first question.

7 A. Maybe not.

8 Q. In the -- in the combination of the Hiraishi --
9 Hiraishi and Tokuhiro references, so in your
10 combination -- 14:07:39

11 A. Uh-huh.

12 Q. -- the question was: Does the memory controller
13 still include delay elements of its own?

14 A. Okay. Yeah, I'm sorry, I did not hear the
15 combination. I heard Hiraishi. So you're correct. So 14:07:55
16 strike all of my previous comments on that.

17 Yeah, the intention is that once you have read
18 all the data and received it into the data buffer using
19 the teachings -- okay. Into a -- okay. Let me be clear
20 here. You receive into basically a Hiraishi data buffer 14:08:28
21 and you add the additional teachings of Tokuhiro, that
22 that data would then be supplied to the memory controller
23 without any substantial delay.

24 Now, might it be the case that the memory
25 controller has to do some clean-up, some slight 14:08:51

1 adjustment? Possibly. But the intention is that the
2 data is effectively all in line by the time it enters the
3 memory controller.

4 So I would not expect any -- or very little
5 realignment needing to be done in the memory controller 14:09:11
6 when you have a Hiraishi/Tokuhiro combination data
7 buffer.

8 Q. So how about offsetting the DQS by 90 degrees,
9 would that still be done by the memory controller in the
10 Hiraishi/Tokuhiro combination? 14:09:36

11 A. I think -- it would need to do that because the
12 protocol -- the standard is to output the data with the
13 strobe edge aligned from the -- from the data buffer.

14 So yeah, you would still need to -- you would
15 still need to do that. 14:10:19

16 Q. Right.

17 And so the memory controller in the
18 Hiraishi/Tokuhiro combination, you would expect to
19 include a delay element for offsetting the DQS by
20 approximately 90 degrees? 14:10:44

21 MR. CHANDLER: Objection. Form.

22 THE WITNESS: Yeah, that would be -- yeah, a
23 simple, yeah, 90-degree offset in order to capture the
24 data in its -- you know, in -- in the appropriate window.

25 Q. BY MR. LINDSAY: And so you also mentioned that 14:11:03

1 the memory controller may need to do some clean-up. What
2 did you mean?

3 A. Well, I mean, I don't know. I'm just leaving
4 open the possibility that the memory controller -- I
5 don't know that -- I just want to leave open the 14:11:24
6 possibility that the memory controller may need to deal
7 with a few nanoseconds of offset, you know, due to flight
8 time, for example.

9 But I'm not -- I don't envision any significant
10 delays. The hard part's been done. The hard part of 14:11:44
11 lining up the data has already been taken care of. But,
12 you know, every time you transfer something from one
13 place to another, there's potential for flight delays and
14 you want to make sure that you are handling that.

15 Q. And is that what Hiraishi's S5 leveling is 14:12:06
16 addressing, flight delays between the buffer and the
17 memory controller?

18 MR. CHANDLER: Objection. Form.

19 THE WITNESS: Are we referring to Hiraishi
20 without the Tokuhiko combination? 14:12:28

21 Q. BY MR. LINDSAY: Yes. Sure. We can start
22 there.

23 A. Okay. So yeah, Hiraishi is doing more than
24 dealing with flight delays. It's also dealing with
25 fly-by from -- from the buffers. So it's not just the 14:12:43

1 flight delays of the data, the DQ and the DQS signals
2 going from the buffer into the memory controller, it's
3 dealing with the fly-by delays of the signals that go
4 across the individual data buffers.

5 Q. Okay. So you're -- you're distinguishing 14:13:11
6 between fly-by delays --

7 A. Uh-huh.

8 Q. -- and flight delays. Did I say that correctly?

9 A. Yes.

10 Q. And what is the difference? 14:13:25

11 A. So a fly-by delay is a signal that goes across
12 multiple data buffers. And so it will travel the -- you
13 know, in the case of nine data buffers, it will travel,
14 you know, across, you know, nine different data buses or
15 four on one side, four on the other, depending upon the 14:13:48
16 actual layout. And so there's a more significant delay.

17 A flight delay is the difference in timing.
18 When you send out two signals at essentially the same
19 time and they arrive to the same destination, there may
20 be a difference in timing between when one arrives versus 14:14:13
21 the other due to -- you know, due to line lengths,
22 capacitance, temperature, voltage, et cetera.

23 Q. Okay. So I think I understand that.

24 So in the context of an architecture where you
25 have, you know, several buffers that are all sending data 14:14:40

1 to a memory controller, each of those buffers will have,
2 as you said, different -- may have different line
3 lengths, temperature, different factors that -- that
4 affect the timing of when the memory controller actually
5 receives the data? 14:15:10

6 A. They could. It is a possibility, yes.

7 Q. And the memory controller can take care of that,
8 as is generally known in the art, I imagine?

9 A. Yes, of course. Yeah. You just have to keep --
10 you have to take that into account. And I -- 14:15:36

11 (Reporter clarification.)

12 THE WITNESS: You have to take that into
13 account.

14 Q. BY MR. LINDSAY: And so Hiraishi, by itself,
15 takes that flight delays as well as fly-by delays into 14:15:51
16 account when it performs its S5 leveling?

17 MR. CHANDLER: Objection. Form.

18 THE WITNESS: Hiraishi I think really can only
19 address the fly-by delays in S5 because S5 -- well, no.
20 I mean, it -- it's not clear. Hiraishi does not really 14:16:25
21 describe in detail what happens when you get into the
22 memory controller.

23 I mean, it does talk about how the time for the
24 read is going to come in at different times. And so I
25 guess, yeah, that does take into account -- I mean, it 14:16:48

1 takes into account the fly-by delays. But since that
2 time is also going to be dependent upon the flight time,
3 in that sense I think S5 takes both of those into
4 consideration.

5 I don't want to stop you, but if you're at a 14:17:15
6 breaking time -- time when you might be able to take a
7 break, I'd appreciate that.

8 MR. LINDSAY: Sure. We can go off the record.

9 THE REPORTER: Off the record.

10 (Recess.) 14:21:54

11 THE REPORTER: Back on the record.

12 MR. CHANDLER: So you asked when we'd like a
13 final, and we would like a final in one week, on Tuesday,
14 March 19th. And we'd like the opportunity to review and
15 make any corrections as needed. 14:30:27

16 THE REPORTER: And a rough transcript?

17 MR. CHANDLER: And a rough, yes. Thank you.

18 THE REPORTER: Okay, Counsel.

19 MR. LINDSAY: I have no further questions.

20 MR. CHANDLER: Can we go off the record? 14:30:46

21 THE REPORTER: Off the record.

22 (Recess.)

23 (Exhibit 1069, S4 and S5 in Hiraishi.pdf, marked
24 for identification electronically by counsel.)

25 (Exhibit 1070, S4 read leveling in Hiraishi.pdf,

1 marked for identification electronically by
2 counsel.)
3 (Exhibit 1071, S4 write leveling in
4 Hiraishi.pdf, marked for identification
5 electronically by counsel.) 14:57:54
6 THE REPORTER: Back on the record.

7
8 EXAMINATION

9 BY MR. CHANDLER:

10 Q. So, Dr. Wedig, do you have Exhibits 1069, 1070 15:01:57
11 and 1071 in front of you?

12 A. One moment.

13 MR. LINDSAY: Object to these new exhibits,
14 1069, 1070 and 1071.

15 THE WITNESS: Yes, I have them in front of me. 15:02:19

16 Q. BY MR. CHANDLER: So just so we're all on the
17 same page, Exhibit 1069 is an exhibit that shows Figure 5
18 of Hiraishi in the middle of the page, and then on the
19 right there's a green box that represents a memory chip.
20 And on the left, there's a -- a white box that represents 15:02:44
21 the system memory controller on the host computer.

22 Do you see that --

23 A. Yes.

24 Q. -- Dr. Wedig?

25 A. Yes, I do. 15:02:53

Page 111

1 Q. And in Hiraishi, is it correct that S4 leveling
2 is between the memory chip and the data buffer? Is that
3 correct?

4 MR. LINDSAY: Objection. Leading, form.

5 THE WITNESS: That's correct. 15:03:08

6 Q. BY MR. CHANDLER: And S5 level, that's between
7 the -- the data buffer and the system memory controller;
8 is that correct?

9 MR. LINDSAY: Objection. Leading and form.

10 THE WITNESS: Yes, that's correct. 15:03:18

11 Q. BY MR. CHANDLER: All right. And then
12 Exhibit 1070, what I've done there is I've just -- I've
13 put on one page a number of the figures and paragraphs of
14 Hiraishi that you discussed with counsel for Netlist.

15 So, for example, in the upper left of 15:03:36
16 Exhibit 1070 is a figure from page 98 of your
17 declaration.

18 On the right side of Exhibit 1070 are the
19 annotated figures 11 and 15 of Hiraishi that come from
20 pages 124 and 125 of your declaration marked as 15:03:54
21 Exhibit 1003.

22 And then on the bottom left and bottom are
23 paragraphs 147, 150, 151, 123 and 130 from the Hiraishi
24 reference marked as Exhibit 1005.

25 Do you see that? 15:04:14

Page 112

1 A. Yes, I do.

2 Q. And then in Exhibit 1071, a similar exercise but
3 with respect to right leveling.

4 So in the upper left of Exhibit 1071 is your
5 annotation of Figure 5 of Hiraishi from page 98 of your 15:04:27
6 expert declaration, marked as Exhibit 1003.

7 And then at the bottom are paragraphs 142, 143,
8 144, 145 and 146 from the Hiraishi reference marked as
9 Exhibit 1005.

10 And then the upper right are figures 14A and 14B 15:04:47
11 from Hiraishi, with the annotations from Exhibit 13,
12 page 15. And then just colored in with the green and
13 blue highlighting added there.

14 So do you see all of that in Exhibit 1071?

15 A. Yes, I do. 15:05:05

16 Q. So I want to follow up on questions about read
17 leveling and write level.

18 In Hiraishi marked as 1005 -- and to the extent
19 it's helpful for you, feel free to refer to Exhibit 1070
20 and 1071. But don't feel limited to those. You're 15:05:27
21 welcome to look at Hiraishi directly or other parts of
22 your expert declaration. Understood?

23 A. I understand.

24 Q. In Hiraishi Figure 5, do you see there's a
25 reference to read leveling circuit 323 and write leveling 15:05:48

Page 113

1 circuit 322?

2 A. Yes, I do.

3 Q. Hiraishi performs read leveling and write
4 leveling. To what extent is there a teaching of the read
5 leveling circuit and the right leveling circuit
6 interacting with the DQ signal and the DQS signals?

15:06:21

7 MR. LINDSAY: Objection. Form.

8 THE WITNESS: Well, there's a teaching that
9 those signals, upon performing read leveling and write
10 leveling, that the DQ and the DQS signals need to be
11 delayed in order to allow the system to operate
12 correctly.

15:06:46

13 Q. BY MR. CHANDLER: And in your opinion, do the
14 read leveling and write leveling circuits taught by
15 Hiraishi connect to the DQ lines and the DQS lines in the
16 data buffer?

15:07:13

17 MR. LINDSAY: Objection. Form, outside the
18 scope of cross.

19 THE WITNESS: Although they're not shown in
20 Figure 5, the text makes it clear that there must be a
21 connection between DQS and DQ to -- to the read and write
22 leveling circuitry.

15:07:34

23 Q. BY MR. CHANDLER: So taking read leveling as an
24 example --

25 A. Uh-huh.

15:08:03

1 Q. -- what are some of the texts in the figures
2 that, in your opinion, teach to a person of ordinary
3 skill that the read leveling circuit in Figure 5 of
4 Hiraishi would connect to the DQ and DQS lines, even if
5 Figure 5 as a block diagram doesn't show that connection 15:08:22
6 between the DQ and DQS lines in the read leveling
7 circuit 323?

8 MR. LINDSAY: Objection. Outside of the
9 cross-examination.

10 THE WITNESS: If you look at paragraph 151 from 15:08:38
11 Hiraishi, it indicates that the read -- the read data DQ
12 that comes from the memory chip is going to have a
13 value -- is going to -- that's going to have data on it
14 that will generate a time "A." "A" being the time from
15 the read command until the data started to arrive. 15:09:07

16 And as it says in 151, it says that that time is
17 measured for each of the memory chips stored in the data
18 register control circuit 320 in the data register buffer
19 300.

20 And so it's necessary to measure at time "A." 15:09:32
21 And the circuitry that's doing that is the control
22 circuitry. And then the time "A" is stored in the
23 control circuitry. And the only way to measure something
24 is to have access to it.

25 So you have to have DQ and DQS connected to the 15:09:55

1 control circuitry in order to allow that to operate
2 correctly in order for this -- in order for this
3 paragraph to make any sense.

4 Q. BY MR. CHANDLER: And what's the number for the
5 control circuitry you've been referring to? 15:10:14

6 A. 320.

7 Q. And what does Figure 15 of Hiraishi depict?

8 A. It depicts a -- a read operation that is
9 occurring in the normal course of usage. And it
10 demonstrates that once the -- 15:10:41

11 Q. Let me pause -- let me pause you there.

12 MR. LINDSAY: You're going to interrupt your --

13 THE WITNESS: I'm sorry. I'm sorry. I'm sorry.
14 Let me restate that.

15 I'm looking -- Figure 15 is -- the Figure 15 15:11:03
16 number is below the figure. Okay? So I misread it. Let
17 me -- let me correct myself.

18 Figure 15 is the figure above the words that
19 say, "Figure 15." And Figure 11 is actually above the
20 words that say, "Figure 11." So let me start over. 15:11:21

21 Figure 15 demonstrates the two different times
22 that you could see data coming in based on where the
23 buffer is located on the -- on the memory module. And it
24 shows the different time "A"s that you might encounter
25 in -- when doing read -- read leveling. 15:11:47

Page 116

1 Q. BY MR. CHANDLER: How is Figure 15 of Hiraishi
2 related to the read leveling?

3 A. So what it does is it demonstrates that -- it
4 shows the releveled process. This is -- this is the
5 actual releveled process for two different -- for two 15:12:11
6 different memory -- memory devices and register buffers.

7 It shows what happens when you do the read
8 leveling operation with a memory chip and memory buffer
9 that are in one position versus the read leveling
10 operation that occurs in a different position. And it 15:12:36
11 shows how the time "A" can vary between the two, which --
12 you know, which then means that you need to vary your
13 delay based on the length of the time "A."

14 Q. Does Figure 15 indicate that the read leveling
15 circuit 323 within the data register control circuit 320 15:13:13
16 be connected to the DQ and DQS lines on the data path?

17 MR. LINDSAY: Objection. Outside the scope of
18 cross-examination, form.

19 THE WITNESS: Yes. Figure 15 helps to support
20 what I said earlier, that it shows that the DQ -- the DQS 15:13:36
21 lines return from the memory chip to the data buffer at
22 different times for different memory register buffer
23 combinations.

24 And it shows that there are different lengths,
25 different times A, which need to be measured, as it talks 15:14:00

1 about in paragraph 151.

2 So Figure 15 demonstrates that it's the DQ and
3 DQS lines that are used for generating the time "A." And
4 so, therefore, it demonstrates that -- that those are the
5 signal lines that need to attach -- need to communicate 15:14:20
6 with, connect to, the data registered control circuit
7 320, specifically the read leveling logic, in order to be
8 able to perform that calculation and then store that
9 time "A" in the register leveling circuit.

10 Q. BY MR. CHANDLER: And then similarly for write 15:14:43
11 leveling, what do Figures 14A and 14B teach with respect
12 to whether or not the DQS line and the DQ line in the
13 data path are connected to the data register control
14 circuit 320, which includes the write leveling circuit
15 322? 15:15:06

16 MR. LINDSAY: Objection. Outside the scope of
17 cross-examination and form.

18 THE WITNESS: Okay. So I now have turned to
19 Exhibit 1071.

20 And so what -- what we're looking at here is 15:15:19
21 that Figure 14A and 14B are demonstrating the right
22 leveling operation. And it shows that the DQS signal is
23 going to be -- is being provided to the memory chip.

24 The memory chip is then returning the -- the --
25 the result of that reading of the CLK line to the DQ 15:15:50

1 signal. That DQ signal needs to be checked to see
2 whether it's high or low. And so there is no indication
3 of that in Figure 5.

4 But in reading the text from the Hiraishi
5 patent, it's clear that it's necessary to check those 15:16:18
6 signals. In particular -- let me find it in the text.

7 Okay. So looking at paragraph 144, it says in
8 the example in Figure 14A they're showing a case at a
9 logical level of the CLK signal at rising edge of the
10 data strobe signal DQS is, quote, "high level," closed 15:16:48
11 quote. In response to the logical level of the CLK
12 signal.

13 And so it's going to operate -- there's actions
14 that are going to occur in response to the logical level
15 of the clock signal, which was provided on the DQ signal. 15:17:06

16 And so -- so it's necessary -- what this shows
17 is that it's necessary for the DQ signal to be connected
18 to the data register control circuit in order to be able
19 to detect the logical level of the -- of the CLK signal
20 that is being carried on the DQ signal. 15:17:35

21 And so this further reinforces that it's
22 necessary to connect the DQ signal to the -- to the data
23 register control circuit.

24 Q. BY MR. CHANDLER: And you're referring to the
25 data register control circuit 320? 15:17:58

1 A. That's correct, 320.

2 MR. LINDSAY: Leading.

3 Q. BY MR. CHANDLER: Could you pull up your
4 declaration? And let me know when you have it.

5 A. Okay. I'll look at my paper copy, if you don't 15:18:14
6 mind.

7 Q. Sure.

8 And I want to look at pages 82 and 83, where
9 you've annotated Figures 1 and 7 of Hiraishi.

10 A. I'm sorry. Paragraph or page? 15:18:35

11 Q. Page. Page 82 and page 83.

12 A. Yes, I have it here.

13 Q. And the first thing I just want to talk about
14 briefly is you've got this footnote 2 on the bottom of
15 page 83 about -- about an issue. Can you just describe 15:18:51
16 that issue briefly?

17 MR. LINDSAY: Objection. Outside the scope of
18 cross-examination, leading.

19 THE WITNESS: Okay. So what's being talked
20 about in the footnote is that the numbering system 15:19:09
21 changes from one figure to the other, whereas -- whereas
22 the figure on page 82, which is, I believe -- yeah,
23 Figure 1 from Hiraishi shows numbering of the -- of the
24 buffer -- of the buffer circuit to start -- go from
25 300-0, 300-1, 300-2, et cetera, from left to right. 15:19:40

Page 120

1 And, therefore, the buffer that is closest to
2 the module control device would be 1 -- 0, 1, 2, 3 --
3 would be 300-4. Okay? So 4 is closest and then 0 is
4 farthest.

5 When you look at the figure from Figure 7 on 15:20:10
6 page 83, they've now renumbered it so that the buffer --
7 or the data register buffer is now renumbered to be -- 0
8 is closest and 4 is farthest.

9 So it's just a -- I think one of ordinary skill
10 could easily figure that out by seeing all the 15:20:30
11 connections. They just did a renumbering of how they're
12 referring to the different -- the different register
13 buffers and memory chips.

14 Q. BY MR. CHANDLER: Okay. So I'm going to ask you
15 some questions about Figure 1 and 7, and potentially 15:20:43
16 other figures. And when I ask the question and when you
17 give the answer, I just want to make sure that we're both
18 clear if there's a question about, for example, memory
19 chip 200-0, that -- it's important that we clarify
20 whether we're talking about the memory chip that's 15:21:03
21 closest to the middle or whether we're referring to the
22 memory chip that's furthest from the middle.

23 So understood what -- what clarifications that
24 need to be made?

25 A. So just to be -- just to make it simple, do we 15:21:21

1 want to focus on just one of the figures so that we're
2 using consistent numbering?

3 Q. No, no. No. Because I think the numbers are
4 hard to remember. What's easy for me to remember is
5 close and far. That's generally what I'm going to be 15:21:37
6 speaking about, is close and far.

7 A. Okay. Got it.

8 Q. But if you need to be more precise and put a
9 number on it, that's fine. But just make sure --

10 A. Okay. 15:21:46

11 Q. -- you know, if you're putting a number on it,
12 you're explaining whether it's the close version of 200-0
13 or the far version of 200-0. Understood?

14 A. Understood.

15 Q. All right. So counsel for Netlist, they asked 15:21:59
16 you some questions about delays and fly-by delays. And
17 there were a lot of questions about time T6.

18 A. Uh-huh.

19 Q. Do you remember questions and answers about time
20 T6? 15:22:14

21 A. I do.

22 Q. And it was confusing to me, I'll be honest, the
23 questions and the answers. So I want to get some
24 clarification about that.

25 And the first thing I want to start with is if 15:22:22

1 you look at Figure 1 of Hiraishi, what is the -- just
2 describe in general, sort of, what the delay is or what
3 the fly-by delay is with respect to the CLK signal and
4 the read command.

5 What's the delay that's taking place? 15:22:41

6 A. Okay.

7 MR. LINDSAY: Objection. Form.

8 THE WITNESS: The delay that's taking place is
9 the -- is the propagation delay or the time that it takes
10 for the CLK signal and the read signal to travel from the 15:22:56
11 module control device for the center -- that's at the
12 center to propagate to the left, to the farthest memory
13 device and memory buffer, as going from the center to the
14 left, and also for those same signals, CLK and read, and
15 other signals also, but for them to propagate from the 15:23:26
16 center off to the right.

17 And the issue is that it takes time to go from
18 the module control device along each of the different
19 memory devices and memory buffers until it finally
20 reaches the end. And that time is what we're calling the 15:23:48
21 fly-by delay. As it flies by, as it -- as it travels
22 from the center to the left or the center to the right,
23 it takes time for that and that's what we're trying to
24 compensate for.

25 Q. BY MR. CHANDLER: Okay. And if you could look 15:24:05

1 at Figures 11 and 15, which are reprinted on
2 Exhibit 1070. But you can also find them directly in
3 Hiraishi Exhibit 1005.

4 I want to follow up on the questions about time
5 T6. So just let me know when you're oriented and ready 15:24:27
6 to talk about that.

7 A. Okay. I'm ready.

8 Q. There were questions about T6 and outputting at
9 the same time. And the big picture question I want to
10 ask is if -- look at Hiraishi's memory module, as shown 15:24:55
11 for example, in Figure 1.

12 Do all of the data buffers highlighted in blue
13 output read data down to the memory controller all at
14 exactly the same time?

15 A. As taught by Hiraishi, no. 15:25:22

16 Q. All right. Then -- and so it's a little
17 confusing to me because there were questions answered
18 about time T6 and it all happening at the same time.

19 A. Right.

20 Q. So I just want to get clarity as to what's time 15:25:39
21 T6 if they're not all outputting at the same time? In
22 other words, are there multiple -- are there multiple
23 time T6s? And if so, how does that work?

24 MR. LINDSAY: Objection. Form.

25 THE WITNESS: Well, the problem is that -- as I 15:25:54

1 said a few moments ago, you have these fly-by delays.
2 And so it means that T6 occurs at a -- at a buffer
3 module -- a buffer device at -- at an early time, when
4 it's close to the center of the memory module. And T6
5 occurs at a later time, when it is at the buffer that is 15:26:24
6 at the left end or the right end of the memory module.

7 So T6 does not occur at identically the same
8 time across the entire module.

9 Q. BY MR. CHANDLER: Does each data buffer in
10 Hiraishi during read operation output data at a different 15:27:01
11 time T6, even though -- within each data buffer that's
12 called time T6, does the time T6 vary from one data
13 buffer to the next?

14 MR. LINDSAY: Objection. Form.

15 THE WITNESS: The exact instant of when T6 15:27:27
16 occurs, one data buffer to the next is different.
17 Because T6 is being propagated from one buffer to the
18 next.

19 So at a given instant of time, T6 is occurring
20 at one -- at one data buffer. And then a little bit 15:27:54
21 later, another T6 is occurring at the next data buffer.
22 And a little short period of time, T6 is occurring at the
23 next data buffer.

24 So T6 is not happening at the exact same instant
25 of time across all data buffers. 15:28:13

1 Q. BY MR. CHANDLER: And there were some questions
2 and answers from counsel from Netlist about the system
3 level CLK, which, again, was a little confusing to me,
4 and so I just want to get clarity about that. It was in
5 the same colloquy about time T6. 15:28:30

6 Let me -- let me just pause there and make sure
7 you recall the colloquies about the system level CLK.

8 A. I remember the question was -- yeah, where was
9 the system level CLK? Or what was -- was this the system
10 level CLK? I remember that -- I remember that 15:28:48
11 discussion.

12 Q. And so my question is similar to the previous
13 questions, which is when there was discussion about time
14 T6 and the system level CLK.

15 A. Uh-huh. 15:29:06

16 Q. The ambiguity is that the system level CLK can
17 be transmitted along different paths. And those paths
18 can take time.

19 And so when you say "T6," it's a little unclear
20 if you're talking about T6 at the system -- at the -- at 15:29:26
21 the host computer or whether it's T6 after the CLK has
22 traveled a distance and you get a different T6 at each
23 memory buffer.

24 So for clarity, when the questions and answers
25 from counsel from Netlist were asking about the data 15:29:54

1 buffers outputting at time T6 relative to the system CLK,
2 did that mean that all the data buffers in Figure 1 of
3 Hiraishi were all outputting read data at precisely the
4 same time, or does each data buffer have a different time
5 T6?

15:30:20

6 MR. LINDSAY: Objection. Form, leading.

7 THE WITNESS: Each data buffer outputs or
8 performs the CLK T6 at a different time due to fly-by
9 delays.

10 So when I said that there was a system CLK -- or
11 when I agreed that there was a system CLK, there is a CLK
12 that gets propagated from the center module control
13 device down to both ends.

15:30:44

14 That -- that is the same CLK in the sense that
15 it has the same frequency. But the exact time of when it
16 reaches different devices is going to be different so
17 that -- so that the system CLK that provides T6 is not
18 happening at the exact same time on every device.

15:31:06

19 Q. BY MR. CHANDLER: Okay. I want to shift to a
20 slightly different colloquy with counsel for Netlist,
21 which was this notion of a CAS latency of five versus a
22 CAS latency of six and whether there's always a one CLK
23 cycle delay that's added by the -- the data buffer.

15:31:36

24 And so the first question for you is just, do
25 you recall generally the colloquies about those issues?

15:32:01

Page 127

1 A. Yes, I do.

2 Q. So sticking with Figure 1 of Hiraishi, as shown,
3 for example, on page 82 of your expert declaration marked
4 as Exhibit 1003 --

5 A. Uh-huh. 15:32:17

6 Q. -- do you see that there are two rows of memory
7 devices highlighted in green? There's one row that's
8 sort of in the middle, and then there's a second row of
9 memory devices towards the top of the memory module.

10 A. Yes, I see that. 15:32:34

11 Q. So when you have -- to take the example of a --
12 a read command that goes horizontally from the module
13 control device in read out to the left and to the right
14 to all these memory devices. I want to focus on two
15 different memory devices, just to be concrete. 15:33:02

16 So let's take the memory device that's to the
17 bottom left, closest to the center.

18 Have you got that one there? So the -- do you
19 see which one I'm referring to?

20 A. I -- I believe so, yes. 15:33:34

21 Q. And then above it, there's another memory device
22 that's sort of in the top row.

23 Do you see -- do you see that?

24 A. I see that, yes.

25 Q. Okay. So if -- let's imagine there's a read 15:33:52

Page 128

1 command that goes out horizontally, and the read command
2 arrives at both -- both memory devices at the top and at
3 the bottom. They are highlighted in green. Are you with
4 me so far?

5 A. I am. 15:34:15

6 Q. And let's say that that read command reaches
7 those memory devices at time T0. Are you with me so far?

8 A. Yes.

9 Q. And let's assume there's a CAS latency of 5,
10 meaning that each memory device will output its read data 15:34:32
11 starting at time T5. Are you with me so far?

12 A. Yes.

13 Q. All right. When the bottom memory device
14 outputs its data --

15 A. Uh-huh. 15:34:48

16 Q. -- down to the buffer circuit in blue, what is
17 the difference -- the relative difference in time between
18 when the data arrives at the buffer circuit from the
19 lower memory device versus when a memory device in the
20 upper row outputs its data? 15:35:17

21 So in other words, does a memory device at the
22 top output data that arrived at the buffer circuit the
23 same time as a memory device in the bottom when it
24 outputs data, or will data arrive at the buffer circuit
25 in blue at different times depending on how far away the 15:35:40

1 memory device is?

2 MR. LINDSAY: Objection. Form.

3 THE WITNESS: Okay. So what will happen is both
4 devices will -- both memory devices, the upper and the
5 lower one, will output their data at the same time. 15:35:56

6 However, the upper device has a longer path to
7 travel. So, therefore, the data will arrive at the data
8 buffer from the lower device first because it has a
9 shorter line to travel -- it has a shorter distance to
10 travel. That will be followed sometime later by the data 15:36:23
11 from the upper device that has a longer distance to
12 travel.

13 Q. BY MR. CHANDLER: And does Hiraishi teach that
14 in any of the figures?

15 A. Yes. I think that that's part of -- that's also 15:36:50
16 part of the read leveling process, so that -- I think it
17 teaches that also in 15, because that's also a type of
18 fly-by delay.

19 Q. Okay. So sticking with Figure 1 of Hiraishi as
20 shown, for example, on page 82 of your expert declaration 15:37:10
21 marked as Exhibit 1003, taking the example where you have
22 a memory device in the top row that receives the read
23 command at time 0 and it outputs read data at time T5,
24 and then you indicate that there would be some delay
25 between when the data's output from the memory device and 15:37:36

Page 130

1 when that data arrives at the data buffer circuit.

2 And I want you to assume that the amount of
3 delay from the upper memory device down to the data
4 buffer is half a CLK cycle, which means that the data
5 buffer in blue receives the read data from that top 15:38:04
6 memory device at time 5 and a half CLK cycles. Okay? Do
7 you have that in mind?

8 A. Yes.

9 Q. And then I want you to assume that the bottom
10 memory device, which is closer to the data buffer, it's 15:38:23
11 going to get the read command again at time 0. It's
12 going to output data again at time T5, because there's a
13 CAS latency of 5, but it's closer to the data buffer, and
14 so when it outputs its data at time T5, that data's going
15 to arrive at the data buffer at time 5 and one quarter 15:38:44
16 CLK cycles. Okay?

17 Do you understand the hypothetical?

18 A. I understand.

19 Q. So in this hypothetical, the memory device
20 that's further away sends read data to the buffer circuit 15:38:57
21 in blue, and that buffer circuit in blue get that read
22 data at time 5.5, whereas the memory device that's closer
23 sends data that's received by the buffer circuit at time
24 5.25; correct?

25 A. That's your hypothetical, yes. I understand 15:39:18

1 that.

2 Q. All right. And then what does Hiraishi teach as
3 to when the data buffer in blue is going to output the
4 data? Does Hiraishi teach that the data buffer just adds
5 a CLK cycle, and so if it receives data at 5.5, it's 15:39:32
6 going to output it at 6.5, and if it receives data at
7 5.25, it's going to output data at 6.25 or not? What
8 does Hiraishi teach?

9 MR. LINDSAY: Objection. Form, leading.

10 THE WITNESS: Okay. This is what I was trying 15:39:49
11 to make clear with counsel for Netlist, that it does not
12 simply add a CLK cycle. It adds the time necessary such
13 that they all line up so that -- so that the data that
14 arrived later is in alignment with the data that arrived
15 earlier. 15:40:14

16 So for the data that arrived earlier, there is a
17 delay, a longer delay, than for the data that arrived
18 later. In the case of the example, it delays it until
19 T6. But it does -- it inserts a necessary delay so that
20 they both are output at the same time for that data 15:40:36
21 buffer. Whereas, different data buffers may output at
22 different times because their T6s are later. But they
23 each output -- for a given data buffer, its output at the
24 same time, regardless of when the data arrived, early or
25 late. 15:41:00

1 And it does that by inserting the necessary
2 delays. It does not do it -- it does not delay for a
3 fixed time period of only -- of it -- in your
4 hypothetical, it does not delay it until 6.25 or 6.5.
5 it delays it the time necessary so that it can output it 15:41:17
6 at 6 in this example.

7 Q. BY MR. CHANDLER: So just to follow up on that,
8 and following up on my hypothetical, where the memory
9 device at the top row outputs its read data at time T5,
10 that read data arrived at the buffer circuit at time 15:41:36
11 T5.5. In that hypothetical, how much delay does the
12 buffer circuit add in that examples.

13 A. In that example, it would add an additional .5
14 CLK delay for the -- for the upper circuit, and it would
15 delay in the case of the lower circuit, which arrived at 15:42:04
16 5 -- at CLK 5.25, it would need to add another .75 CLKs
17 in order to make them both outbound at time T6.

18 Q. Is there a figure in Hiraishi that teaches what
19 you just explained just now?

20 A. Well, it's -- again, the read timing circuitry, 15:42:44
21 Figure 15, shows the process of doing the measuring.
22 Figure 11 shows the -- the -- the delay that's
23 incorporated, the delay based on the length of A, what
24 delay is necessary in order to be able to allow the data
25 to be output in the -- at the appropriate time, in this 15:43:10

1 case T6.

2 Q. Okay. Could you pull up the '608 patent marked
3 as Exhibit 1001 and let me know you have it, or if you
4 have it printed as a paper copy, that's fine as well,
5 whichever you prefer.

15:43:32

6 A. Okay. I have an online copy.

7 I have it in front of me.

8 Q. All right. I want to follow up on the questions
9 that you were asked by counsel for Netlist about the data
10 path, and you pointed to column 3, line 58 or so. Maybe
11 it's 59.

15:43:52

12 Can you direct us to where you were looking
13 previously?

14 A. Yeah, the word "data path" occurred in line 59.
15 The sentence starts back on line 54. I was looking in
16 that general area.

15:44:29

17 Q. All right. So in the '608 patent marked as
18 Exhibit 1001, column 3, starting at line 57, has a
19 sentence that states: "Also, each buffer circuit
20 associated with a respective group of memory devices is
21 in the data paths between the restrictive group of memory
22 devices and the memory controller."

15:44:48

23 Did I read that accurately?

24 A. Yes, you did.

25 Q. Does the Hiraishi reference marked as

15:45:07

Page 134

1 Exhibit 1005 teach a buffer circuit associated with a
2 respective group of memory devices in a data path between
3 the respective group of memory devices and the memory
4 controller?

5 A. Yes, it does. 15:45:22

6 Q. Does the Hiraishi reference marked as
7 Exhibit 1005 teach that the buffer circuit includes a
8 delay circuit configured to delay a signal through the
9 data path?

10 MR. LINDSAY: Objection. Form. 15:46:12

11 THE WITNESS: You had a pause in that question.
12 Can you ask it one more time, please?

13 Q. BY MR. CHANDLER: Does the Hiraishi reference
14 marked as Exhibit 1005 teach that the buffer circuit
15 includes a delay circuit configured to delay a signal 15:46:28
16 through the data path?

17 MR. LINDSAY: Objection. Form.

18 THE WITNESS: Yes, I believe it does.

19 Q. BY MR. CHANDLER: Could you turn to page 98 of
20 your expert declaration marked as Exhibit 1003? 15:46:59

21 A. Okay.

22 Q. And let me know when you're there.

23 A. I'm there.

24 Q. So on page 98 of your expert declaration marked
25 as Exhibit 1003, you have two annotations of Figure 5 of 15:47:17

Page 135

1 Hiraishi. The top annotation concerns the write
2 direction. The bottom annotation concerns the -- I'm
3 sorry. The top annotation concerns the read direction.
4 The bottom annotation concerns the write direction; is
5 that fair?

15:47:40

6 A. That's correct.

7 Q. And, again, on page 98 of your expert
8 declaration marked as Exhibit 1003, there's a read
9 leveling circuit and a write leveling circuit inside of
10 data register control circuit 320 where Figure 5 does not
11 explicitly show any connection between the DQS line and
12 DQ line of the data path being connected to the read
13 leveling circuit and the write leveling circuit.

15:47:59

14 But for clarity, in your opinion, do the read
15 leveling circuit and the write leveling circuit, as shown
16 on page 98 of your declaration marked as Exhibit 1003,
17 connect to the DQS line and the DQ line of the data path?

15:48:29

18 MR. LINDSAY: Objection. Form, outside the
19 scope of cross-examination.

20 THE WITNESS: As we spoke about earlier, they
21 necessarily have to in order to allow read leveling and
22 write leveling to operate. They use information from the
23 DQ and the DQS line in order to perform read leveling or
24 write leveling for Hiraishi.

15:48:51

25 Q. BY MR. CHANDLER: And, again, what are some of

15:49:18

1 the figures, other than Figure 5, that inform your
2 opinions about that?

3 MR. LINDSAY: Objection. Outside the scope of
4 cross-examination.

5 THE WITNESS: It would be Figure 15, which shows 15:49:29
6 read leveling and how the time "A" is created that
7 travels on the DQ line, and the DQS line showing when --
8 when that data is valid. And there's also Figure 14A and
9 14B, which shows the DQ line being -- providing a value,
10 high or low, that is needed by the write leveling circuit 15:50:04
11 to determine when the DQS signal has been aligned with
12 the CLK.

13 Q. BY MR. CHANDLER: In Hiraishi, is the data
14 register control circuit 320 in the data buffer that's on
15 the data path? 15:51:04

16 A. Yes. It's most definitely -- most definitely in
17 the data buffer. It is in the data buffer that's on the
18 data path.

19 Q. In Hiraishi, is the DLL circuit 310 in the data
20 buffer that's on the data path? 15:51:24

21 A. Yes. The DLL circuit is in the data buffer
22 that's on the data path.

23 Q. Could you pull up the Butt reference? I want to
24 follow up on some questions about that reference. Just
25 let me know when you have it. 15:51:51

1 A. Okay.

2 Q. And actually -- you know what, actually, it's
3 also in your declaration, so that may just be easier.
4 You already have your declaration in front of you, so,
5 for example, it's -- you have some annotations of Butt 15:52:05
6 Figures 2 and 3A around page 100 and 101.

7 Do you see those?

8 A. I see those, yes.

9 Q. All right. So focusing on Figure 2 of the Butt
10 reference marked as Exhibit 1029, which you've annotated 15:52:32
11 on page 100 of your expert declaration marked as
12 Exhibit 1003.

13 A. Uh-huh.

14 Q. Do you have that in front of you?

15 A. Yes, I do. 15:52:47

16 Q. Okay. Does the Butt reference marked as
17 Exhibit 1029 teach delaying the data? So not just
18 changing the timing of the DQS strobe signal to center
19 it, but does the Butt reference teach delaying the data?
20 And if so, where? 15:53:19

21 MR. LINDSAY: Objection. Form.

22 THE WITNESS: Yes, it does teach it. It shows
23 it in the asynchronous FIFO, so the -- the signals come
24 out from the physical data path 114 and then go into the
25 asynchronous FIFO 113, and as it travels through the 15:53:40

Page 138

1 FIFO, that causes a delay.

2 Q. BY MR. CHANDLER: Could you pull up the claim
3 language from the '608 patent, so you can either look at
4 the beginning of -- sorry -- the end of your declaration
5 or the patent itself, either one. And just let me know 15:54:13
6 when you've read it.

7 A. I have it in front of me.

8 Q. There were some questions that counsel for
9 Netlist asked you about JEDEC standards. Do you recall
10 those? 15:54:27

11 A. Yes, I do.

12 Q. Do any of the claims of the '608 patent limit
13 the claimed memory module to any particular physical
14 dimensions as set forth in any particular JEDEC
15 specification? 15:54:50

16 A. No. There's no mention of JEDEC in the claims.
17 There's no limitations for -- for size as described in
18 the claims.

19 Q. Does JEDEC permit memory modules that are larger
20 than the most popular standardized sizes for memory 15:55:26
21 modules? Or does JEDEC -- or does JEDEC somehow prohibit
22 the industry from ever making a memory module that's
23 outside of the physical dimensions of a particular JEDEC
24 specification?

25 MR. LINDSAY: Objection. Form. 15:55:53

1 THE WITNESS: Well, there's a lot of different
2 JEDEC standards. There's standards -- I mean, the JEDEC
3 standard for a DDR3 SDRAM. There are standards for
4 physical size, but there are multiple standards for
5 multiple physical sizes. So there is no one JEDEC 15:56:16
6 physical size standard. I mean, I can't name them all to
7 you, but there are multiple different standard sizes.
8 There is not just one.

9 MR. CHANDLER: Okay. I pass the witness.
10 15:56:40

11 FURTHER EXAMINATION

12 BY MR. LINDSAY:

13 Q. Dr. Wedig, did you discuss your testimony today
14 with counsel after I concluded my questions earlier?

15 MR. CHANDLER: Objection. Form. 15:56:56

16 THE WITNESS: Yes, I did.

17 Q. BY MR. LINDSAY: And about how long did you
18 discuss your testimony with counsel?

19 A. Basically the time from shortly after you
20 stopped asking questions until we came back on. 15:57:13

21 Q. Right. And about how long was that?

22 A. I don't know. I didn't time it.

23 Q. And to be clear, this discussion included the
24 substance of your testimony earlier today?

25 MR. CHANDLER: Objection. Work product. So I 15:57:41

1 direct the witness not to answer.

2 THE WITNESS: All right. I will not answer it.

3 MR. LINDSAY: Okay. So the standard is whether
4 substance of the testimony was discussed, and I'm asking
5 whether substance of his testimony was discussed. That's 15:57:59
6 not getting to what was discussed.

7 MR. CHANDLER: I disagree with the distinction
8 you're trying to draw. So my objection is the same, and
9 I would again direct the witness not to answer.

10 THE WITNESS: I will not answer that. 15:58:20

11 Q. BY MR. LINDSAY: So looking at Hiraishi Figure
12 5, we talked about the system CLK CK earlier today.
13 Where does that come from?

14 MR. CHANDLER: Objection. Form.

15 THE WITNESS: That comes from the module 15:59:09
16 controller that is found in the center of the memory
17 module.

18 Q. BY MR. LINDSAY: Okay. And Hiraishi has a
19 number of timing diagrams that have along the top CK and
20 then T -- various T values; right? So Figure 11, Figure 15:59:39
21 12, so on.

22 A. Yes, that's correct.

23 Q. Is that referring to that system CLK that the
24 module controller is sending out?

25 MR. CHANDLER: Objection. Form. 15:59:57

1 THE WITNESS: It's referring to the CLK that is
2 at the input of the particular module that it's referring
3 to in the diagram, so it is output by the system
4 controller. It reaches each of the different modules,
5 and when you see CLK (IN), that's the CLK at the time 16:00:25
6 that it's at that particular module.

7 Q. BY MR. LINDSAY: Okay. When you say module --

8 A. I'm sorry. That's imprecise. If I can clarify.

9 The particular component or the particular logic
10 that is being described in the timing diagrams below it, 16:00:54
11 so if I can give an example, and if you go to Figure 11,
12 you'll see the word "connector." That would be the CLK
13 (IN) at the connector. And then anything below that
14 you'll see command address control register buffer.
15 That's what I've been calling the controller buffer. The 16:01:18
16 CLK (IN) is the CLK signal at the time it enters that
17 particular component, et cetera.

18 Q. Okay. And then in Figure 15, if you want to
19 take a look at that.

20 A. Okay. I'm there. 16:01:42

21 Q. And the top is the command address control
22 register buffer timing -- signal timing; right? And
23 that's what we were calling the module controller?

24 A. Yes, that's correct.

25 Q. And the CK (OUT) is then the CLK that it's 16:02:03

1 providing to the memory chips and the various data
2 buffers?

3 A. That's correct.

4 MR. CHANDLER: Object to form.

5 Q. BY MR. LINDSAY: At the bottom of Figure 15, 16:02:21
6 there's two time "A"s.

7 Do you see that?

8 A. Yes, I see that.

9 Q. The top time "A" is from memory chip 200-0 to
10 data register buffer 300-0; right? 16:02:38

11 A. That's what it says, yes.

12 Q. And below that it says that it's the time "A"
13 for memory chip 200-19 to data register buffer 300-4; is
14 that right?

15 A. That's what -- that's what the words say. 16:03:01

16 Q. So those time "A"s are comparing signal timing
17 for different memory chips going to different data
18 buffers?

19 A. That's correct.

20 Q. And the system CLK CK (IN) is the same for 16:03:19
21 memory chip 200 A and memory chip 200-19?

22 MR. CHANDLER: Objection. Form. And you said
23 200 A. I think you meant 200-0. Why don't you ask the
24 question again. I'll still object to it, but I'll let
25 you have your question correct. 16:04:01

1 MR. LINDSAY: Sure.

2 THE WITNESS: I'm sorry. Do you want to ask the
3 question again?

4 Q. BY MR. LINDSAY: Yes. I will.

5 So the system CLK CK in Figure 15 that we were 16:04:08
6 just looking at --

7 A. Uh-huh.

8 Q. -- at the bottom of 15, it's laying over the two
9 time "A"s.

10 Do you see that? 16:04:30

11 A. Yes.

12 Q. That system CLK, that's the same for both those
13 time "A" measurements?

14 MR. CHANDLER: Objection. Form.

15 THE WITNESS: Yeah. They start -- they both 16:04:45
16 have the same start time. T0 lines up, yes.

17 Q. BY MR. LINDSAY: And those are -- those are for
18 different memory chips and different data register
19 buffers? That --

20 A. That's correct. I'm sorry. 16:05:00

21 That's correct.

22 Q. Take a look at the '608 patent. Mr. Chandler
23 asked you about a sentence in column 3. Do you remember
24 that?

25 A. Yes. I have it here. 16:05:27

1 Q. Where in the sentence that he asked you about
2 does it say anything about strobe signals?

3 A. It doesn't -- it doesn't say the word "strobe
4 signals." It refers to data paths. One of ordinary
5 skill would understand that data paths include strobe 16:06:09
6 signals, so though it doesn't say data paths, that is
7 included in the word "data path."

8 Also it says, "each buffer circuit," and the
9 buffer circuit which it is describing also includes
10 strobe signals. 16:06:34

11 Q. So the sentence doesn't provide direct support
12 for the idea that strobe signals are part of a data path
13 or are transmitted on a data path, does it?

14 A. Well, the support is in the wording of the word
15 "buffer circuit," and the patent makes clear what the 16:07:15
16 buffer circuit is. It's the -- you know, it's the
17 buffer -- the buffer component, the memory buffer, and
18 that includes strobe signals. So it does not use the
19 word "strokes," but I understand it to include strokes
20 based on the wording of the sentence. 16:07:38

21 Q. Are CLK signals part of the data path.

22 A. CLK signals drive the data path. I mean, they
23 contribute to it. They are -- they're needed by the data
24 point.

25 Q. But they're not part of the data path? 16:08:01

1 MR. CHANDLER: Object to form.

2 THE WITNESS: The term "data path" is a very
3 broad term, so I think it's debatable. I mean, data path
4 is whatever is necessary to help transfer data. So I --
5 you could argue that a CLK is included in the data path 16:08:29
6 because it's needed. But this -- I think this sentence
7 here makes it clear that in the '608 patent, they believe
8 that the buffer circuit is in the data path, and,
9 therefore, from the '608 patent, whatever is in the
10 buffer circuit is part of the data path by their 16:08:55
11 definition.

12 Q. BY MR. LINDSAY: Would you agree that the term
13 "data path" can have different meanings in different
14 patents and different references?

15 A. Well, of course. I mean, some patents may 16:09:10
16 specifically define it to mean different things, but I
17 think one of ordinary skill in the art has a general
18 understanding of data path, but it's a broad term.

19 Q. And if a particular reference defined data path
20 to include CLK signals, for example, then that would 16:09:29
21 be -- then that would be the way you would interpret data
22 path to include CLK signals in that reference because it
23 described it that way; right?

24 A. Obviously. You've got to look to the
25 specification to understand the terms. So if that is 16:09:48

1 their particular definition for it, then I would
2 obviously use that in order to help come up with my
3 definition for data path.

4 Q. And if a patent excluded strobe signals from a
5 data path -- 16:10:09

6 A. Uh-huh.

7 Q. -- then would you also agree that in that case
8 you should understand the term "data path" is not
9 including strobe signals?

10 A. If it -- if it actually says exclusively that 16:10:21
11 you are to exclude strobe signals from the data path,
12 then of course I would exclude it because of that
13 specialized definition.

14 Q. And going back to this paragraph -- or sorry --
15 this sentence that we were talking about, so the buffer 16:10:48
16 circuit is in the data path, is the way you understand
17 this sentence; right?

18 A. That's what the words say.

19 Q. So is it the case that any signals into or out
20 of the buffer circuit are part of the data path? Is that 16:11:06
21 your understanding?

22 MR. CHANDLER: Objection. Form.

23 THE WITNESS: Yeah. I'm reading it just like
24 you are. It appears as though -- it appears as -- that
25 anything associated with the buffer circuit, it seems to 16:11:22

1 me that -- yes, I agree with you. If a signal's
2 associated with a buffer circuit, then it's part of the
3 data path, according to this sentence.

4 Q. BY MR. LINDSAY: So in -- if we go over to
5 Hiraishi and we look at their buffer circuit 5 -- Figure 16:11:45
6 5, there's a -- there's the system CLK signal that we
7 talked about that's going into the data buffer in
8 Hiraishi.

9 A. Uh-huh.

10 Q. Is it your opinion, then, that based on that 16:12:07
11 sentence in the '608 patent, that the CLK signal CK is
12 part of the data path or is on the data path?

13 A. I think you can make an argument for that. I
14 mean, it's necessary in order to help transfer the data,
15 so... 16:12:40

16 Q. Well, you've included strobe signals --

17 A. Uh-huh.

18 Q. -- on the data path because they're necessary to
19 transmit the data and they're received by the data
20 buffer, which is on the data path; right? 16:12:50

21 A. Yes, it is.

22 Q. Okay. And then the CLK signal is also received
23 by the data buffer.

24 A. Uh-huh.

25 Q. It's necessary to transmit the data. Isn't it 16:12:59

1 then, under that reasoning, also part of the data path?

2 A. It would seem like it, yes.

3 Q. And then how about the DRC signal that's at the
4 top of Figure 5 that's received by the data buffer, what
5 does that consist of? What's your understanding of what
6 that consists of?

16:13:28

7 A. Well, that would be the read/write signals for
8 indicating what operation to perform. It would also be
9 pretty much any command for instructing the data buffer
10 to do an operation, such as when to perform write
11 leveling and read leveling, when to set mode registers,
12 et cetera, so it's all the command signals to the data
13 buffer.

16:13:45

14 Q. Are command signals needed in order to transfer
15 transmit data?

16:14:05

16 A. Of course.

17 Q. So under your reasoning as to why the DQS value
18 is on the data path, wouldn't the command signals carried
19 in DRC going into the data buffer also be part of the
20 data path or on the data path?

16:14:27

21 A. You know, if you were to take this reasoning to
22 the extreme, you would -- you would have to argue that
23 the entire computer system would be in the data path,
24 because everything depends on everything, so you have to
25 draw some limits to it.

16:14:49

1 And I don't really have an opinion as to whether
2 DRC is on the data path or not, because it's really
3 outside of my opinion, and it's really not relevant
4 for -- for the claims that I analyzed.

5 I mean, I do refer to the DRC, in that it has 16:15:06
6 certain functions in order to help facilitate the
7 operation of the -- the operation of the buffer, but I
8 don't really take a position as to whether it's on the
9 data path or not.

10 Q. Right. But you've applied a certain 16:15:25
11 understanding of the term "data path" to include any
12 signal going into the data buffer that is necessary to
13 transmit data, and -- is that correct? Correct me if I'm
14 wrong. Is that accurate?

15 A. I'm -- I'm reading the patent usage of the word 16:15:50
16 "data path," and it says that it's -- the buffer circuit
17 is in the data path, so I'm trying to read that -- use
18 that information in order to help to understand how the
19 patent wants to use the word "data path."

20 So it's -- you know, the data path clearly 16:16:20
21 relates to transmitting data. That's -- that is the
22 wording. That's what the word says, data path, the path
23 of the data. Beyond that, there's -- you know, what is
24 actually included and what is not, it depends on the --
25 you know, how you use it. 16:16:42

1 And as I said, I gave -- I gave the components
2 earlier today as to what I thought was the relevant parts
3 of the data path for my interpretation of the claims. If
4 there's more, there may be more, but it's not -- it's not
5 important for my interpretation of the claims and finding 16:17:04
6 whether they -- whether the claims are made obvious or
7 not.

8 Q. Okay. That's fair enough.

9 If a -- if a patent -- if the '608 patent is
10 ultimately interpreted as not including strobe signals on 16:17:24
11 the data path --

12 A. Okay.

13 Q. -- would you agree that Hiraishi does not
14 anticipate or render obvious the claims of the '608
15 patent? 16:17:47

16 A. Absolutely not.

17 Q. I understand you disagree with what data path --

18 A. Right. But --

19 Q. -- means, but if ultimately it's not inclusive
20 of the strobe signals -- 16:18:00

21 A. Uh-huh.

22 Q. -- would Hiraishi then not satisfy all the claim
23 limitations?

24 A. There's a lot of nots in there. I'll say it in
25 a positive way, that even without the strobe signals, I 16:18:16

Page 151

1 believe that Hiraishi makes obvious the claims, at least
2 Claims 1 to 5, of the '608 patent.

3 Q. Is the Hiraishi reference -- do you understand
4 the reference is describing a DDR3 architecture?

5 A. I am not understanding it to be limited to DDR3. 16:18:52
6 I believe it is -- it is discussing a technology that
7 would have been available in the time frame of DDR3. I
8 don't believe it's limited to DDR3.

9 Q. Right. So you could implement Hiraishi's
10 teachings in a -- a nonDDR3-compliant module, is what 16:19:18
11 you're saying?

12 A. Yes.

13 Q. Could you also implement it in a DDR3-compliant
14 module?

15 A. I believe so, yes. 16:19:35

16 Q. Give me one second.

17 A. Okay.

18 MR. LINDSAY: No more questions.

19 MR. CHANDLER: Thank you.

20 And so for the court reporter, again, we'd 16:20:47
21 like the final transcript by Tuesday, March 19th, so we
22 can have an opportunity to review and make any
23 corrections as appropriate. And I would also like the
24 rough transcript.

25 THE REPORTER: Thank you, Counsel. 16:21:02

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

Off the record?

MR. CHANDLER: Sure.

(Time noted: 4:22 p.m.)

--000--

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

I declare under the penalty of perjury under the laws of the State of California that the foregoing is true and correct.

Executed on _____, 2024, at _____.

ROBERT G. WEDIG, PH.D.

1 STATE OF CALIFORNIA) ss:
2 COUNTY OF MARIN)
3

4 I, LESLIE ROCKWOOD ROSAS, RPR, CSR NO. 3462, do
5 hereby certify:

6 That the foregoing deposition testimony was
7 taken before me at the time and place therein set forth
8 and at which time the witness was administered the oath;

9 That testimony of the witness and all objections
10 made by counsel at the time of the examination were
11 recorded stenographically by me, and were thereafter
12 transcribed under my direction and supervision, and that
13 the foregoing pages contain a full, true and accurate
14 record of all proceedings and testimony to the best of my
15 skill and ability.

16 I further certify that I am neither counsel for
17 any party to said action, nor am I related to any party
18 to said action, nor am I in any way interested in the
19 outcome thereof.

20 IN WITNESS WHEREOF, I have subscribed my name
21 this 18th day of March, 2024.

22

23

24

25



LESLIE ROCKWOOD ROSAS, RPR, CSR NO. 3462

THEODORE W. CHANDLER, ESQ.

ted.chandler@bakerbotts.com

March 18, 2024

RE: SAMSUNG ELECTRONICS CO. vs. NETLIST, INC.

March 12, 2024-ROBERT G. WEDIG, PH.D.-JOB NO.6584925

The above-referenced transcript has been completed by Veritext Legal Solutions and review of the transcript is being handled as follows:

___ Per CA State Code (CCP 2025.520 (a)-(e)) - Contact Veritext to schedule a time to review the original transcript at a Veritext office.

___ Per CA State Code (CCP 2025.520 (a)-(e)) - Locked .PDF Transcript - The witness should review the transcript and make any necessary corrections on the errata pages included below, notating the page and line number of the corrections. The witness should then sign and date the errata and penalty of perjury pages and return the completed pages to all appearing counsel within the period of time determined at the deposition or provided by the Code of Civil Procedure. Contact Veritext when the sealed original is required.

___ Waiving the CA Code of Civil Procedure per Stipulation of Counsel - Original transcript to be released for signature as determined at the deposition.

___ Signature Waived - Reading & Signature was waived at the time of the deposition.

Page 156

1 _X_ Federal R&S Requested (FRCP 30(e)(1)(B)) - Locked .PDF
2 Transcript - The witness should review the transcript and
3 make any necessary corrections on the errata pages included
4 below, notating the page and line number of the corrections.
5 The witness should then sign and date the errata and penalty
6 of perjury pages and return the completed pages to all
7 appearing counsel within the period of time determined at
8 the deposition or provided by the Federal Rules.
9 ___ Federal R&S Not Requested - Reading & Signature was not
10 requested before the completion of the deposition.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

SAMSUNG ELECTRONICS CO. vs. NETLIST, INC.

ROBERT G. WEDIG, PH.D. - JOB NO.6584925

E R R A T A S H E E T

PAGE_____ LINE_____ CHANGE_____

REASON_____

PAGE_____ LINE_____ CHANGE_____

REASON_____

PAGE_____ LINE_____ CHANGE_____

REASON_____

PAGE_____ LINE_____ CHANGE_____

REASON_____

PAGE_____ LINE_____ CHANGE_____

REASON_____

PAGE_____ LINE_____ CHANGE_____

REASON_____

WITNESS

Date

&	1003 5:5 6:12	10a 45:22	130 112:23
& 3:12 7:2 156:24 157:9	11:13 12:6 87:7 112:21 113:6 128:4 130:21 135:20 135:25 136:8 136:16 138:12	11 67:5,9,24 68:12 80:24 81:23,25 94:23 95:2,14 96:1 99:17 100:23 101:7,18 102:1 102:18,21 112:19 116:19 116:20 124:1 133:22 141:20 142:11	133 82:2 14 60:8 140 4:9,14 142 39:8 113:7 143 113:7 144 113:8 119:7 145 113:8 146 113:8 147 67:18,21 112:23 14a 60:8 113:10 118:11 118:21 119:8 137:8 14b 60:8 113:10 118:11 118:21 137:9 15 67:17,18,22 73:3,3 83:19 112:19 113:12 116:7,15,15,18 116:19,21 117:1,14,19 118:2 124:1 130:17 133:21 137:5 142:18 143:5 144:5,8 150 112:23 151 83:24 112:23 115:10 115:16 118:1 152 18:10 27:14 30:17
0	1004 11:4	101:7,18 102:1	
0 61:8 73:8 121:2,3,7 130:23 131:11	1005 5:8 6:15 11:5 16:17 112:24 113:9 113:18 124:3 135:1,7,14	102:18,21 112:19 116:19 116:20 124:1 133:22 141:20 142:11	
1	1006 5:11 6:18 11:5 1007 11:6 1008 11:6 101 3:6 138:6 1014 37:13 1018 11:7 1020 11:8 1029 5:12 6:21 11:9 138:10,17 1069 5:14 110:23 111:10 111:14,17 1070 5:15 110:25 111:10 111:14 112:12 112:16,18 113:19 124:2 1071 5:17 111:3,11,14 113:2,4,14,20 118:19	110 5:14,15 111 4:10 5:17 113 138:25 114 138:24 118 60:17 12 1:15 2:16 4:4 6:1 37:23 70:1 80:24 91:23 96:25 97:14 99:16 101:7,18,22 102:1,17 141:21 156:5 123 19:1 26:24 67:3 112:23 124 112:20 125 68:12 112:20 128 81:19 13 56:17 57:4 91:24 92:2,6,7 93:8 96:24 97:14 113:11	
1 1:25 23:13,16 27:18 28:1 30:17 40:18,22 46:5,13 61:8 85:24 86:25 87:17,20 88:2 88:11,12,18,24 88:25 89:1,3,9 89:12,16 90:5 91:10 92:13 95:15 120:9,23 121:2,2,15 123:1 124:11 127:2 128:2 130:19 152:2 157:1 1's 17:24 10 45:21 46:14 48:5 49:21 50:6,7,11,15,22 10,268,603 7:14 10,268,608 5:4 5:7 6:9,13 100 138:6,11 1001 5:4 6:9 11:3 134:3,18			

155 1:25 1600 11:8 161 19:15 166 17:7,13 20:2,4 16a 58:13 170 36:6,8 18 156:3 186 87:6,12,16 87:21,23 88:3 88:10,15 91:19 96:18 1880 3:14 18th 155:21 195 95:5,8 19th 110:14 152:21	2010/0312956 5:10 6:16 2024 1:15 2:16 4:4 6:1 154:4 155:21 156:3,5 2025.520 156:9 156:12 203-7183 3:16 2100 11:7 211 85:14,18,18 86:20 87:4,24 87:24 88:3 213 89:6 23 4:14 255 36:24 262 85:20 291-6200 3:8	78:11 91:17 31 12:13 310 3:16 17:15 19:6,18 20:14 21:10 27:6,9 27:21,24 30:9 42:24 137:19 32 15:19 320 27:20 28:21 30:2 42:21 84:4 115:18 116:6 117:15 118:7 118:14 119:25 120:1 136:10 137:14 3200 3:6 322 64:19 114:1 118:15 323 113:25 115:7 117:15 34 32:20 3462 1:24 2:17 155:4,25 350 89:17,23 91:14 370 18:22 19:7 26:11 27:2 64:24,25 372 17:14 18:22 19:17 20:13 22:20,22 22:25 23:4,12 23:15,24,25 24:12,14 66:6	374 18:23 19:7 26:10 27:3 66:14 376 17:15 18:23 19:18 20:13 22:9 89:13 90:10,16 90:18,22 91:7 3a 138:6
2	3		4
2 86:25 87:17 120:14 121:2 138:6,9 200 84:3 143:21,23 200-0 75:1 121:19 122:12 122:13 143:9 143:23 200-19 75:3 143:13,21 2007 99:8 2007/0008791 5:13 6:22 2007/2008 98:22	3 47:21 121:2 134:10,18 144:23 30 157:1 300 37:24 38:17 84:4 88:4 115:19 300-0 120:25 143:10 300-1 120:25 300-2 120:25 300-4 121:3 143:13 301 18:14,21 19:3 27:1 302 18:22 19:17 20:12	3200 3:6 322 64:19 114:1 118:15 323 113:25 115:7 117:15 34 32:20 3462 1:24 2:17 155:4,25 350 89:17,23 91:14 370 18:22 19:7 26:11 27:2 64:24,25 372 17:14 18:22 19:17 20:13 22:20,22 22:25 23:4,12 23:15,24,25 24:12,14 66:6	4 82:3,11 121:3 121:8 415 3:8 4:22 2:15 153:3
			5
			5 29:22 30:10 31:3 39:14 40:12,16 41:1 42:12 53:14 64:14,19 77:22 80:24 81:22 82:1,11 86:11 86:16,20,22,24 87:7,16 88:10 88:16 91:20 96:15,18,23 99:15 100:17 100:19,22 101:21 111:17 113:5,24 114:20 115:3,5 119:3 129:9 131:6,13,15 133:13,16

[5 - added]

135:25 136:10 137:1 141:12 148:5,6 149:4 152:2 5.25 131:24 132:7 133:16 5.5 131:22 132:5 506 10:19,24 11:4,14 12:3 12:25 13:3,7 13:14,19 14:2 14:8 15:8,12 15:18,25 16:2 16:3,9,14 51 83:24 54 134:15 5411 155:24 57 47:22 100:18,19 101:21 134:18 58 134:10 59 134:11,14	33:10 34:12 45:11,14 46:1 46:15,24 47:4 47:7,10,16,18 48:18,25 49:13 49:16,25 50:7 50:16,21 62:17 134:2,17 139:3 139:12 144:22 146:7,9 148:11 151:9,14 152:2 632 35:15 37:2 37:8,12 6584925 1:25 67 12:10,21 68 15:14	90067-4276 3:15 94111-5802 3:7 98 39:9 40:16 42:6 112:16 113:5 135:19 135:24 136:7 136:16 9:09 2:14 6:2	109:10,13,16 109:25 110:1 accounted 79:18 accumulated 76:21 accurate 9:1 14:2 25:18 26:14 150:14 155:13
		a	accurately 55:12 134:23 action 155:17 155:18 actions 119:13 activation 84:5 84:7 90:24 actual 24:4,5 56:13 102:12 102:12 108:16 117:5
	7	a.m. 2:14 6:2 a1 5:10,13 6:16 6:22 ability 155:15 able 10:21 61:15 72:24 75:25 84:20,23 87:8 104:20 110:6 118:8 119:18 133:24	actually 24:3 28:9 30:14 62:15 64:4,15 65:3 73:18 109:4 116:19 138:2,2 147:10 150:24
	7 4:9 120:9 121:5,15 75 133:16	above 85:20 116:18,19 128:21 156:6 absolutely 16:1 29:21 65:18 151:16 accept 49:4 access 115:24 accommodate 75:7 accordance 102:25 103:10 account 69:1,7 69:15 70:7,11 71:20 72:24	add 71:13,14 72:20 76:3,5 105:21 132:12 133:12,13,16 added 88:3,6 89:12 113:13 127:23
	8		
6	8,020,022 5:11 6:18 82 120:8,11,22 128:3 130:20 83 120:8,11,15 121:6 847 7:24,25 8:2 89 35:9		
6 5:4,5,8,11,12 82:11 133:6 6.25 132:7 133:4 6.5 132:6 6.5. 133:4 608 7:14,15,23 13:4,5,8,16,19 14:8,11 16:9 16:23 17:2 20:12 23:14,16	9		
	90 65:3,5,20 106:8,20,23 900 3:14		

[adding - areas]

adding 70:12 71:9 73:25,25 addition 18:20 22:18 49:18 additional 17:18 29:23 30:5 65:22 70:12 71:10,13 98:2 105:21 133:13 additionally 20:15 additions 39:15 address 19:1 71:9 72:13,17 93:23 98:3 100:2 104:16 109:19 142:14 142:21 addressability 93:22 addressing 107:16 adds 132:4,12 adjust 37:22,23 38:15,16 64:21 adjusting 84:19 84:20 adjustment 38:19,21 84:5 106:1 administered 155:8 advance 84:25	advancing 84:16 affect 25:6 28:24 41:10 109:4 ago 41:21 63:25 80:17 101:15 125:1 agree 20:5,5 31:9 38:4,11 38:14 102:16 102:19,20 146:12 147:7 148:1 151:13 agreed 64:8 127:11 ahead 18:7 85:13 97:12 aligned 104:6,8 104:9 106:13 137:11 alignment 104:10,18 132:14 allow 55:7,8 59:11 71:15 85:5 114:11 116:1 133:24 136:21 alongside 43:7 43:8 ambiguity 126:16 amenable 38:25	amount 55:24 61:25 74:3,4 77:8 78:23 86:9 89:22,24 131:2 analysis 32:6 analyzed 150:4 angeles 3:15 annotated 39:14 42:7 68:13 112:19 120:9 138:10 annotation 113:5 136:1,2 136:3,4 annotations 113:11 135:25 138:5 answer 4:12 9:17 34:22 44:25 63:23 71:2 88:22 97:14 99:18 103:8,12 105:5 121:17 141:1,2 141:9,10 answered 16:11 20:6 56:11 124:17 answers 9:1 122:19,23 126:2,24 anticipate 151:14	apologies 87:24 apologize 18:6 96:14 appeal 1:2 2:2 appear 104:21 appearances 3:1 appearing 156:18 157:7 appears 18:11 60:11 92:16 96:12 147:24 147:24 application 5:9 5:12 6:15,21 applied 89:22 89:24 150:10 apply 32:2 appreciate 101:16 110:7 appropriate 78:22 83:8 106:24 133:25 152:23 approximately 47:21 65:2,5 65:20 106:20 architecture 55:3 108:24 152:4 area 32:23 134:16 areas 31:14 72:7
---	---	---	--

[argue - bottom]

argue 146:5 149:22 argument 148:13 arrive 63:5 108:19 115:15 129:24 130:7 131:15 arrived 59:5 73:15 77:17 96:13 129:22 132:14,14,16 132:17,24 133:10,15 arrives 79:13 108:20 129:2 129:18 131:1 arriving 96:6 art 9:24 13:13 14:15,23 15:6 15:9 16:8 32:9 33:7 34:3,20 35:2,7 43:15 51:23 104:14 109:8 146:17 aside 34:8 48:13 asked 47:4,6,14 110:12 122:15 134:9 139:9 144:23 145:1 asking 14:14,19 14:24 25:12 34:11 55:22,24 82:13 104:2,3	126:25 140:20 141:4 aspects 29:24 assist 54:14 80:7 associated 44:9 47:22 53:1 54:15 55:9 64:11 134:20 135:1 147:25 148:2 assume 9:5 129:9 131:2,9 assuming 31:10 asynchronous 138:23,25 attach 118:5 attaching 91:2 attention 17:7 attorney 9:18 available 16:17 49:16 74:10 96:9,11 152:7 avenue 3:14 aware 99:7 <tr> <td>b</td><td></td></tr> <tr> <td> b 11:10 48:8 58:13 157:1 b2 5:4,11 6:9 6:18 back 19:15 27:14 34:15 38:9,12 39:6 45:20 51:12 54:25 55:14,16 </td><td></td></tr>	b		b 11:10 48:8 58:13 157:1 b2 5:4,11 6:9 6:18 back 19:15 27:14 34:15 38:9,12 39:6 45:20 51:12 54:25 55:14,16	
b					
b 11:10 48:8 58:13 157:1 b2 5:4,11 6:9 6:18 back 19:15 27:14 34:15 38:9,12 39:6 45:20 51:12 54:25 55:14,16					

 56:2 60:25 61:1 65:18 68:10 69:6 73:4 83:19 90:7 91:19 96:15 110:11 111:6 134:15 140:20 147:14 **baker** 3:4,20 7:4 **bakerbotts.com** 3:9 156:2 **based** 75:15 77:9 116:22 117:13 133:23 145:20 148:10 **baseline** 37:5 **basically** 105:20 140:19 **beginning** 2:14 139:4 **begins** 15:18 29:1,4 **behalf** 2:13 7:4 **believe** 12:5 14:22 15:7 16:12 18:2 19:5,8,9 25:25 31:11 34:24 35:1,3,5 37:15 45:10 55:14 63:25 81:10 120:22 128:20 135:18 146:7 152:1,6,8,15 | **benefit** 26:23 84:22 **best** 13:5 14:3 85:6,9 155:14 **better** 19:1 87:13 **beyond** 29:5 47:17 150:23 **big** 124:9 **bigger** 87:7 94:11 **binder** 10:24 11:2,15,17 **bit** 19:14 39:2 40:3,5 44:6 46:19 67:17 72:16 92:21 97:6,11 125:20 **block** 56:21 115:5 **blue** 113:13 124:12 129:16 129:25 131:5 131:21,21 132:3 **board** 1:2 2:2 15:17,20 37:8 97:20 98:9 **board's** 37:1 38:2,4,11 **books** 51:16 **bottom** 15:19 35:13 42:12,18 90:16 92:23 112:22,22 |

[bottom - cas]

113:7 120:14 128:17 129:3 129:13,23 131:9 136:2,4 143:5 144:8 botts 3:4,20 7:4 box 29:23 66:16 90:22 111:19,20 boxes 87:15 98:17 break 38:24 49:22 56:12 72:6 110:7 breaking 50:25 110:6 breaks 9:8,11 briefly 120:14 120:16 broad 24:20 41:12 99:23 146:3,18 broader 82:22 broadly 102:5 buff 73:20 buffer 30:18 31:1 37:22,24 38:17 40:12 42:3,22,25 45:23 47:22 56:23 57:1,13 57:16,19,25 58:3,16,17 59:5,7,11,24 60:17,18 61:1	61:2,13 62:14 62:18,25 63:14 64:2,9 68:18 73:8,8 74:11 74:17,18 75:8 76:19 77:2,5 78:1 84:4,5,8 88:4,8 105:18 105:20 106:7 106:13 107:16 108:2 112:2,7 114:16 115:18 116:23 117:8 117:21,22 120:24,24 121:1,6,7 123:13 125:2,3 125:5,9,11,13 125:16,17,20 125:21,23 126:23 127:4,7 127:23 129:16 129:18,22,24 130:8 131:1,4 131:5,10,13,15 131:20,21,23 132:3,4,21,23 133:10,12 134:19 135:1,7 135:14 137:14 137:17,17,20 137:21 142:14 142:15,22 143:10,13 145:8,9,15,16	145:17,17,17 146:8,10 147:15,20,25 148:2,5,7,20,23 149:4,9,13,19 150:7,12,16 buffering 24:1 24:2 buffers 30:22 30:22 31:1,1,2 31:21,23,24 71:16 76:13,14 79:1 104:7,9 104:17 107:25 108:4,12,13,25 109:1 117:6 121:13 123:19 124:12 125:25 127:1,2 132:21 143:2,18 144:19 bus 97:19,19 98:1,2 99:22 99:23,25 100:1 100:1,7 buses 108:14 butt 11:10,10 13:22 14:15 48:8,8 50:24 51:1,5,20 52:14,18 53:17 84:13,16,25 85:3,4 137:23 138:5,9,16,19	c ca 156:9,12,21 calculation 118:8 california 1:14 2:14 3:6,7,15 6:1 154:2 155:1 call 39:18 98:1 99:11,13 called 6:6 26:1 73:8 125:12 calling 123:20 142:15,23 calls 56:3 84:18 capability 12:16 capacitance 108:22 capture 84:24 106:23 captured 60:23 95:22 care 107:11 109:7 carried 119:20 149:18 carries 100:1 carry 64:15 cas 68:16,22 69:5 74:5 82:10 127:21 127:22 129:9 131:13
--	---	---	---

[case - circuit]

case 11:14 21:13 25:14 27:23 44:8,12 54:21 61:18 62:20 71:8 79:16 88:24,25 89:1,20 92:13 105:24 108:13 119:8 132:18 133:15 134:1 147:7,19 cases 89:3 catch 66:12 caught 82:6 cause 105:1 caused 35:4 61:22,22 causes 139:1 ccp 156:9,12 center 73:7,21 73:23 123:11 123:12,13,16 123:22,22 125:4 127:12 128:17 138:18 141:16 centering 84:14 certain 13:23 21:22 30:10 39:15 92:6 150:6,10 certify 155:5,16 cetera 108:22 120:25 142:17 149:12	challenged 7:23 challenging 7:13 chandler 3:5 4:10 7:3,4 10:2 12:13 14:9,20 15:4 16:10 26:15 28:14 31:8 33:21 35:25 40:1,9 40:13 43:4 46:6 50:2,4 52:2,10,22 53:25 54:5,10 55:19 57:20 59:23 65:11 66:9 67:10 68:2,7,25 69:3 69:21 70:17 71:11,25 72:14 74:23 75:9,12 75:24 76:25 78:17 79:9 82:18 85:2 87:5 88:19 89:14 93:19 94:16 95:5,8 97:6,11 98:13 99:1 103:21,23 106:21 107:18 109:17 110:12 110:17,20 111:9,16 112:6 112:11 114:13	114:23 116:4 117:1 118:10 119:24 120:3 121:14 123:25 125:9 126:1 127:19 130:13 133:7 135:13 135:19 136:25 137:13 139:2 140:9,15,25 141:7,14,25 143:4,22 144:14,22 146:1 147:22 152:19 153:2 156:1 chandler's 26:19 change 44:12 158:4,7,10,13 158:16,19 changed 14:18 15:2,9 16:3 changes 72:20 120:21 changing 138:18 characterize 98:5 99:3,25 charge 59:16 78:24 check 69:23,25 119:5 checked 119:1	chip 56:23 68:15 74:15,16 75:1,2 78:20 111:19 112:2 115:12 117:8 117:21 118:23 118:24 121:19 121:20,22 143:9,13,21,21 chips 24:3 57:13 74:11,18 83:25 84:3 115:17 121:13 143:1,17 144:18 circuit 16:22,22 16:25 17:1,12 17:14,15,15,16 17:18,21,24,24 18:3,5,7,14,15 18:21,21 19:2 19:3,5,6,7,10 19:16,17,17,18 19:18,19 20:10 20:12,13,13,14 20:21,21,22 21:2,6,10,13,14 21:16,17 22:1 22:3,8,9,9,10 22:11,12,14,16 22:17,19,20,22 22:23,25 23:4 23:5,7,8,9,12 23:13,15,16,18 23:24,25 24:5
---	--	--	---

[circuit - clk]

24:6,7,11,12,14 24:22,24 25:4 25:7 26:4,8,10 26:22,25 27:1 27:2,6,8,9,11 27:19,20,21,24 27:25 28:1,3,4 28:5,7,7,9,12 28:12,19,21,23 28:24 29:4,5,8 29:8,11,12,22 29:25 30:2,4,6 30:7,8,9,12 31:24 36:12,14 36:20 42:21,24 45:23 47:22 64:18,20,20,21 64:24,25 66:6 66:14,24 78:10 78:13,15,19,24 84:3 86:3 87:3 87:21 88:4,8 89:13 90:9,10 90:16,18,18 91:7,17 113:25 114:1,5,5 115:3,7,18 117:15,15 118:6,9,14,14 119:18,23,25 120:24 129:16 129:18,22,24 131:1,20,21,23 133:10,12,14 133:15 134:19	135:1,7,8,14,15 136:9,9,10,13 136:13,15,15 137:10,14,19 137:21 145:8,9 145:15,16 146:8,10 147:16,20,25 148:2,5 150:16 circuitry 17:18 28:13 29:9 30:2 57:19 59:9,13 61:13 61:14 114:22 115:21,22,23 116:1,5 133:20 circuits 18:22 18:23 36:14 79:3 114:14 citation 45:14 citations 47:4,7 49:24 cite 37:1 38:6 46:23 48:16,24 50:11 cited 37:20 51:17 citing 37:7,11 37:12 civil 156:19,21 ck 74:9 141:12 141:19 142:25 143:20 144:5 148:11	cl 81:22 82:1 claim 17:24 23:13,16 25:23 26:2 27:18 28:1 30:17 32:1,4,7,10,11 32:16,23 33:5 33:12,15,25,25 34:4,6,9,10,18 34:25 40:18,22 45:21,22 46:5 46:8,13,14 48:5 49:21 50:6,7,11,15,22 139:2 151:22 claimed 16:23 17:2 139:13 claims 7:13 13:8,10 20:11 21:22 33:2,20 36:2 139:12,16 139:18 150:4 151:3,5,6,14 152:1,2 clarification 55:21 109:11 122:24 clarifications 14:22 121:23 clarify 9:3,4 88:21 95:23 121:19 142:8 clarity 124:20 126:4,24 136:14	clause 61:22 clean 105:25 107:1 clear 10:18 26:5 29:21 31:4 49:23 62:8 71:12 73:24 77:20 79:20 86:19 87:6 88:5 91:5 91:6 105:19 109:20 114:20 119:5 121:18 132:11 140:23 145:15 146:7 clearly 18:25 45:20,25 50:8 63:22 150:20 client 9:18 clk 19:4 20:8 20:21 22:2 42:1 52:1,6,7 55:15 58:18 59:6,21 60:10 60:21,24 61:5 61:10,19 62:2 62:2,4,9,11,18 62:22 63:3,5 65:23 66:7 68:16,19,23,23 69:11,19 70:3 70:4,15,19,24 71:5,10,13,18 71:22 72:13,21 72:22 73:25,25
--	---	--	---

[clk - components]

74:9,10,13,14 74:15,16,17 76:19 78:14,21 78:23,24 79:2 79:6,17,17,21 80:1,5,9,14 81:8,11,12,16 82:17,24 83:2 83:7 89:18,24 90:2,6,8 91:16 100:4 104:6 118:25 119:9 119:11,19 123:3,10,14 126:3,7,9,10,14 126:16,21 127:1,8,10,11 127:11,14,17 127:22 131:4,6 131:16 132:5 132:12 133:14 133:16 137:12 141:12,23 142:1,5,5,12,16 142:16,25 143:20 144:5 144:12 145:21 145:22 146:5 146:20,22 148:6,11,22 clkr 21:12 clks 133:16 clkw 64:25 65:9 65:14 66:3	clock 119:15 clocking 78:15 close 73:6,6,7 73:17,20,21 122:5,6,12 125:4 closed 119:10 closer 75:2 131:10,13,22 closest 62:5,10 63:6,6 121:1,3 121:8,21 128:17 code 156:9,12 156:19,21 colleague 7:6 colloquies 126:7 127:25 colloquy 126:5 127:20 colored 113:12 colors 39:15 column 47:21 100:17,19 101:21 134:10 134:18 144:23 combination 17:25 18:4 19:19 40:22 93:4 103:15,16 104:16 105:8 105:10,15 106:6,10,18 107:20	combinations 117:23 come 19:15 77:2,13,15 78:2 104:19 109:24 112:19 138:23 141:13 147:2 comes 24:5 76:3,4 77:5 90:15,22 115:12 141:15 coming 7:12 33:11 73:4 78:10 91:3,3 116:22 command 27:19,25 28:3 28:3,4,6,6,12 28:19,19,22,23 28:25 29:8,12 30:3,3,13,14 115:15 123:4 128:12 129:1,1 129:6 130:23 131:11 142:14 142:21 149:9 149:12,14,18 comments 105:16 common 14:7 16:8 43:12,25 44:24 45:4 74:20,21	communicate 101:12,17 118:5 communicates 22:18 60:17,19 101:7 communicating 22:16 102:1,17 103:10 communication 102:20 103:5 comparing 143:16 comparison 14:13 compensate 123:24 completed 156:7,17 157:6 completely 38:22,23 completion 157:10 compliant 94:12 152:10 152:13 component 23:21,22 24:1 24:12 25:16 85:23 86:25 89:3 142:9,17 145:17 components 17:25 25:3,11 26:7,12,18,21
---	---	---	--

[components - controversial]

27:3 29:3,5 36:20 64:15 87:17 97:21 151:1 composition 22:23 23:5 comprise 26:21 comprised 23:14 27:1 28:20 30:13 98:7 comprises 21:6 computer 92:3 111:21 126:21 149:23 concerns 136:1 136:2,3,4 concluded 140:14 concrete 128:15 conducts 24:21 configured 135:8,15 confirms 48:1 confuses 44:6 confusing 66:10 122:22 124:17 126:3 connect 97:2 114:15 115:4 118:6 119:22 136:17 connected 27:12 91:24	92:16,21 115:25 117:16 118:13 119:17 136:12 connecting 25:3,16 96:24 97:1,13,22 99:16 connection 114:21 115:5 136:11 connections 98:6 121:11 connector 142:12,13 consider 32:15 33:10 81:14 consideration 110:4 consist 149:5 consistent 18:11 36:17 122:2 consists 149:6 construct 54:22 construction 32:4,24 33:1 constructions 32:1,11 contact 23:20 23:24 156:9,20 contain 155:13 contents 94:6 context 56:5 78:11 97:20	108:24 continue 18:8 63:1 continues 44:10 58:25 61:7 continuing 99:15 contribute 145:23 control 27:20 28:21 30:1 41:7,9,11,12,13 41:14,18,24 42:21 59:9,12 61:12,13 64:9 64:20 84:1,3 92:12,15,21 93:1,2 97:19 98:3 99:9,12 100:2 115:18 115:21,23 116:1,5 117:15 118:6,13 119:18,23,25 121:2 123:11 123:18 127:12 128:13 136:10 137:14 142:14 142:21 controlled 57:24 controller 37:23 38:9,13 38:21 42:11,13	47:25 48:2 51:11,12 56:25 57:16,23,24 58:2,15,19 59:14,15,16,18 59:20 62:6,10 62:11,14,19,23 63:12,13 91:23 93:7 94:21 95:16,20 96:2 96:6,9,25 97:4 97:14,23 98:7 98:11,16,24 99:11,13,16 101:7,18,22 102:1,7,7,17 103:9,18 104:2 104:11,15,24 105:2,12,22,25 106:3,5,9,17 107:1,4,6,17 108:2 109:1,4 109:7,22 111:21 112:7 124:13 134:22 135:4 141:16 141:24 142:4 142:15,23 controllers 99:4,8 controlling 101:24 controls 99:19 controversial 56:15
---	--	---	--

[convenience - d2]

convenience 10:17 conversations 9:25 conversely 54:8 copies 10:17,18 copy 10:15 11:15 120:5 134:4,6 corollary 26:12 correct 11:25 12:1 13:1,16 13:20 19:20 22:1,4 26:16 29:19 30:23,24 33:3,9 37:2,15 38:3 39:16 40:20 41:1 42:20 47:5 50:20 51:21 52:21 53:15,16 53:19,20 56:3 56:7 57:13,14 57:17 60:15 61:18 64:3,5 64:16 66:5 68:17 70:18,24 71:7 72:19 74:13,14,24 79:25 85:25 89:5,11,15,19 90:5,11,12,14 91:9,18 92:8,9 92:14,24 93:5 94:4,10,17	95:16,24 96:7 105:15 112:1,3 112:5,8,10 116:17 120:1 131:24 136:6 141:22 142:24 143:3,19,25 144:20,21 150:13,13 154:3 corrections 110:15 152:23 156:14,15 157:3,4 correctly 40:24 59:11 61:14,16 61:16 108:8 114:12 116:2 correlation 13:18 correspond 43:3,12 corresponding 26:6 44:3,19 44:22 corresponds 43:21 counsel 6:11,14 6:17,20,23,24 7:8 9:12,16,25 10:7 39:4 110:18,24 111:2,5 112:14 122:15 126:2 126:25 127:20	132:11 134:9 139:8 140:14 140:18 152:25 155:10,16 156:18,22 157:7 county 155:2 couple 46:22 65:17 course 17:8 25:22 45:5 49:19 50:6,11 55:25 72:18 109:9 116:9 146:15 147:12 149:16 court 8:18 152:20 covered 19:12 covers 32:23 cpu 91:24 92:2 92:2,6,7 93:8 96:24 97:3,14 97:22 98:6,10 98:16,23 99:3 99:10 cpus 99:4,7,9 create 66:21,21 66:22 created 21:17 137:6 creates 21:18 credited 15:20 cross 114:18 115:9 117:18	118:17 120:18 136:19 137:4 crosshatch 91:13 crosshatched 39:19,23 40:23 csr 1:24 2:17 155:4,25 custom 32:7 customary 32:8 33:6,19 34:2 34:19,21,25 cv 11:5 cycle 68:23,24 69:11,19 70:16 70:19,25 71:5 71:10,13,18,23 72:13,21,22 73:25 74:1 79:17,17,21 80:2,9,14 81:8 81:11,12,16 82:17,24 83:2 83:7 127:23 131:4 132:5,12 cycles 68:16,19 70:3,4 80:5 131:6,16
d			
d 4:1 d1 92:5,10,13 92:16,21,25 d2 92:7,10,18 93:1			

[dashed - ddr3]

dashed 40:7,8	55:11,12,25	117:15,16,21	145:25 146:2,3
data 27:20	56:22,25 57:13	118:6,13,13	146:4,5,8,10,13
28:20 30:1	57:16,19 58:15	119:10,18,22	146:18,19,21
37:23 38:9,12	58:17 59:5,7	119:25 121:7	147:3,5,8,11,16
38:17 39:22,25	59:10,24 61:1	124:12,13	147:20 148:3,7
40:2,4,5,5,8,10	61:15 62:14,18	125:9,10,11,12	148:12,12,14
40:11,17,19,21	62:25 64:1,9	125:16,20,21	148:18,19,19
41:3,4,7,10,11	64:11 68:18	125:23,25	148:20,23,25
41:13,18,20,23	69:14 71:16	126:25 127:2,3	149:1,4,9,12,15
41:24,25 42:2	73:4,8,8 74:2	127:4,7,23	149:18,19,20
42:2,8,9,10,13	74:11,16,18	129:10,14,18	149:20,23
42:17,19,21,22	75:4,7,16,21,22	129:20,22,24	150:2,9,11,12
42:22,24,25	76:1,13,13,14	129:24 130:5,7	150:13,16,17
43:3,3,6,7,10	76:19 77:2,3,5	130:7,10,23	150:19,20,21
43:14,15,18,21	78:1,1,16 79:1	131:1,1,3,4,5	150:22,23
43:23 44:2,3,4	84:1,3,4,18,21	131:10,12,13	151:3,11,17
44:7,8,9,11,14	84:21,24,25	131:14,15,20	data's 44:22
44:19,20,23,24	85:10 89:4,17	131:22,23	75:20 78:10
45:1,2,3,4,5,8	89:21,23 91:16	132:3,4,4,5,6,7	130:25 131:14
45:15,24 46:2	95:19,22 96:2	132:13,14,16	date 156:16
46:4,4,12,17,25	96:5,8 97:19	132:17,20,21	157:5 158:24
47:23 48:1,9	98:1,1,1 99:19	132:23,24	day 8:1 155:21
48:10,19 49:1	99:22,23,25	133:9,10,24	daylight 2:15
49:3,6,10,15	100:1,1,3,7	134:9,14,21	2:15
50:1,9,13,18,19	104:5,7,7,8,8	135:2,9,16	ddr 54:24 55:1
50:20 51:1,2,7	104:19 105:18	136:10,12,17	93:17 94:12
51:7,10,13,24	105:18,20,22	137:8,13,14,15	ddr2 103:7,10
51:25 52:4,4,5	106:2,6,12,13	137:17,17,18	103:13,14
52:9,12,13,15	106:24 107:11	137:19,20,21	ddr3 100:12,15
52:19,20,20,24	108:1,4,12,13	137:22 138:17	100:23,25
52:25 53:2,3,4	108:14,25	138:19,24	101:2,7,16,22
53:7,8,9,9,11	109:5 112:2,7	143:1,10,13,17	102:2,10,11,13
53:14,17,21,22	114:16 115:11	144:18 145:4,5	102:14,21,25
53:23 54:14,17	115:13,15,17	145:6,7,12,13	103:4,5 140:3
55:2,3,6,8,9,10	115:18 116:22	145:21,22,23	152:4,5,7,8,13

[deal - delays]

deal 107:6 dealing 107:24 107:24 108:3 debatable 146:3 decision 37:2,7 37:12,20 38:2 38:11 declaration 5:5 6:12 9:23,24 10:16 11:14 12:2,6,25 14:1 17:4 26:24 32:2,4,21 35:10 36:8 37:18 39:8 40:16 46:23 47:3,7,15,15 48:17,24 49:9 49:11,24 50:6 50:11 68:12 85:14 87:4,12 87:16,22 88:3 88:11,15 89:7 91:20 94:24 95:1,6,9 112:17,20 113:6,22 120:4 128:3 130:20 135:20,24 136:8,16 138:3 138:4,11 139:4 declaration's 86:17	declare 154:1 dedicated 92:25 93:2 deep 23:25 define 52:4,7 146:16 defined 53:8,21 53:23 146:19 defining 53:6 definitely 137:16,16 definition 49:10 146:11 147:1,3,13 degree 65:3,5 106:23 degrees 11:23 65:20 106:8,20 delay 16:22,22 16:25 17:1,12 17:14,16,18,21 17:24,24 18:3 18:5,7,22 19:2 19:10,16,17,19 20:10,12,24 21:1,2,5,17,18 22:1,3,8,10,14 22:15,23,25 23:5,7,8,9,12 23:13,15,16,18 23:24,25 24:5 24:6,7,11,12,14 24:22,24 25:4 25:6,22 26:4 26:10,22,25	27:25 28:4,8,9 28:11,24 29:2 29:4,6,8,11 30:7,8,8,15 31:24 36:12,13 36:20 59:9,13 59:18,19,20 61:14 63:18 64:7,10,24,25 65:6,22 66:24 69:11,16 70:12 71:8,9,14,15,19 71:20,20,22 72:25 73:4,9 73:11,12,14,19 73:21,25 74:3 75:2,3,7,15,21 76:4,6 77:10 78:9 79:17,21 79:21 80:3,20 83:5,7,13 84:11,25 86:1 86:3 87:3,21 87:25 88:2,7 89:16,21,22,24 92:6,8,13,16,17 92:18,21 93:1 93:7 95:14 103:19 104:12 104:22 105:13 105:23 106:19 108:11,16,17 117:13 123:2,3 123:5,8,9,21 127:23 130:18	130:24 131:3 132:17,17,19 133:2,4,11,14 133:15,22,23 133:24 135:8,8 135:15,15 139:1 delayed 19:4 23:3 58:23 66:7 75:22 90:4,16,25 91:10,12 95:20 95:23 96:2,5,8 114:11 delaying 65:7,9 65:14 66:3 72:21,23 84:17 88:11,13,18,24 88:25 89:1,4 89:17 138:17 138:19 delays 23:1 65:20 69:2,7 69:15 70:7,11 70:24 71:4,20 72:12 79:16,18 80:13 86:8 104:16 107:10 107:13,16,24 108:1,3,6,8 109:15,15,19 110:1 122:16 122:16 125:1 127:9 132:18 133:2,5
--	--	---	---

[deliberately - dimm]

deliberately 69:10	describes 29:24 37:21 56:2,5	62:5,7,10 63:4 63:6,7,8,15,19	different 10:20 14:7,12 17:5
demonstrates 116:10,21 117:3 118:2,4	56:19 57:15 67:18 84:14 100:12	63:20 64:23 73:5,6,16,20,22 73:22 121:2	18:2 26:9 29:24 34:1 36:2 39:19
demonstrating 118:21	describing 67:5 145:9 152:4	123:11,13,18 125:3 127:13	43:24 59:1 62:2 72:16
dependent 98:15,18 110:2	description 5:3 29:25 30:5	127:18 128:13 128:16,21	73:19 75:7,16 76:14 77:9
depending 74:4 108:15 129:25	34:12 39:20	129:10,13,19 129:19,21,23	89:23 101:2 104:17,20
depends 38:18 58:8 62:15 99:3,3 149:24 150:24	design 11:7 54:7 82:12,12 83:9 86:6	130:1,6,8,11,22 130:25 131:3,6 131:10,19,22 133:9	108:14 109:2,2 109:3,24 116:21,24 117:5,6,10,22 117:22,24,25
depict 116:7	detail 30:12 60:5 109:21	devices 47:23 47:24 48:2	121:12,12 123:18 125:10
depictions 40:16	details 86:5	57:13 62:3 71:16 74:2,22	125:16 126:17 126:22 127:4,8
depicts 116:8	detect 119:19	117:6 123:19 127:16 128:7,9	127:16,16,20 128:15 129:25
deposition 1:12 2:12 5:1 7:13 9:22 11:22 155:6 156:19 156:23,25 157:8,10	determine 55:22,24 58:19 77:17 137:11	128:14,15 129:2,7 130:4 130:4 134:20 134:22 135:2,3	132:21,22 140:1,7 142:4 143:17,17 144:18,18 146:13,13,14 146:16
describe 18:25 36:22 41:11,13 43:24 51:6 60:5 68:22 109:21 120:15 123:2	determined 37:21 156:18 156:23 157:7	diagram 29:13 99:20 115:5 142:3	differently 76:11
described 30:9 60:6 100:15 101:15 139:17 142:10 146:23	determines 59:20	diagrams 141:19 142:10	dimensions 94:14,21 139:14,23
	determining 73:4	difference 39:17 42:6 108:10,17,20 129:17,17	dimm 11:8 73:7 73:11,23 99:17
	deviate 35:1		
	deviated 33:18		
	device 42:10,14 51:11,12 60:12 60:19,20,21 61:11,15 62:5		

[dim - dramatically]

100:23 101:7 101:18 102:1 102:18,21,21 103:3,4,7,9,13 direct 17:6 134:12 141:1,9 145:11 directed 17:12 direction 136:2 136:3,4 155:12 directly 63:13 90:3 99:10,12 113:21 124:2 disagree 141:7 151:17 disclose 15:1 36:19 70:23 79:16 disclosed 16:25 30:23 discloses 16:21 20:11 26:6 36:12 disclosure 33:10 discuss 9:12 50:5,7 140:13 140:18 discussed 39:12 71:3 112:14 141:4,5,6 discusses 36:7 discussing 45:6 89:10 103:16 152:6	discussion 71:1 104:1 126:11 126:13 140:23 dispute 34:5,20 distance 61:23 63:11,16,17 126:22 130:9 130:11 distant 62:4 distinction 141:7 distinguish 53:11 distinguishing 108:5 dll 17:15 19:5,6 19:18 20:14,22 21:10 22:9,11 22:16 27:6,9 27:11,20,24 28:5,7,7,22,24 29:4,5,22,24 30:6,7,9,12 36:14 42:24 64:20,21 78:13 78:15,18,19,24 79:3 90:8,18 137:19,21 document 11:1 11:15 documents 10:13,14,22,25 11:11,24 doing 15:20 30:12 32:6	37:6 58:1,1 64:12 65:1,2 65:13 66:7,15 66:16 71:2 77:16 84:11,22 107:23 115:21 116:25 133:21 double 28:9 55:2,6,10,11 dq 40:3,5,23 43:3 52:9,12 52:15,20,25 53:5,7,23 54:3 54:8,12,15,16 54:17,18 58:19 59:1 60:25,25 61:6,6 64:11 68:15,18 84:25 85:6,7 89:4 95:19,22 96:2 96:5,8 108:1 114:6,10,15,21 115:4,6,11,25 117:16,20 118:2,12,25 119:1,15,17,20 119:22 136:12 136:17,23 137:7,9 dq1 88:25 89:2 dqs 39:24 40:23 43:2 44:8,12 49:11 49:14 52:13,24 53:1,6 54:9,11	54:15,19 58:15 58:17,21,22,24 59:5,10,13,21 60:11,20,21 61:4,10,19 63:9,10,11,19 63:21 64:11,22 65:7,22 66:18 84:20 85:7 95:19 104:6 106:8,19 108:1 114:6,10,15,21 115:4,6,25 117:16,20 118:3,12,22 119:10 136:11 136:17,23 137:7,11 138:18 149:17 dr 5:5 6:12 7:6 7:12 8:15 9:1 9:21 39:7 62:13 68:11 85:24 86:25,25 87:17,17,20 88:2,11,12,18 88:24 89:1,3,9 89:12,16 90:5 91:10 92:13 93:2 95:12,15 95:15 111:10 111:24 140:13 dr1s 88:20 dramatically 62:22
--	---	--	--

[draw - excluded]

draw 98:17 141:8 149:25 drc 149:3,19 150:2,5 drew 13:7,9 drill 20:18 29:20 drive 145:22 drives 23:23 dr 11:8 due 73:11 107:7 108:21 108:21 127:8 duly 6:6 duty 28:10 dw 93:1 dw1 92:22,23 dw2 92:22,23	easiest 45:17 95:11 easily 121:10 easy 122:4 edge 55:15 106:13 119:9 effect 8:18 81:12 effective 31:14 effectively 106:2 eight 79:1 either 23:3 62:20 65:25 84:16 139:3,5 electrical 24:13 25:10,15 electricity 24:21 electronically 6:10,14,17,19 6:23 110:24 111:1,5 electronics 1:4 2:4 7:5 156:4 158:1 element 21:5 21:25 52:6 86:1,7 87:20 88:1,2,11,12,18 89:9,12,16 106:19 elements 21:22 22:7 88:7 92:6 92:8,16,17,18	92:21 93:1,2,7 95:15 103:19 104:12 105:13 ellsberry 11:6 13:23 encounter 116:24 ends 127:13 enters 24:7 104:6 106:2 142:16 entire 77:16 125:8 149:23 envision 107:9 equal 74:6,6 equals 81:22 errata 156:14 156:16 157:3,5 esq 3:5,13 156:1 essential 55:8 essentially 90:21 108:18 et 108:22 120:25 142:17 149:12 exact 13:10 38:10 125:15 125:24 127:15 127:18 exacting 94:18 exactly 43:5 70:15 88:14 90:19 95:24 96:10 97:24	102:14 124:14 examination 4:6 7:10 111:8 115:9 117:18 118:17 120:18 136:19 137:4 140:11 155:10 examined 6:7 example 22:8 22:17 52:1 69:8,12,18,24 70:2 73:1 77:7 78:1 79:8,11 80:12 81:23,24 82:2,6 107:8 112:15 114:24 119:8 121:18 124:11 128:3 128:11 130:20 130:21 132:18 133:6,13 138:5 142:11 146:20 examples 69:19 70:14,15,18 71:7,9,14,18,23 72:2,11,11,12 72:19 80:1,17 80:19 81:5 82:8,8,16 133:12 exceeded 94:13 exclude 147:11 147:12 excluded 147:4
e			
e 4:1 156:9,12 157:1 158:3,3 158:3 earlier 20:6 25:8 45:1 84:13 117:20 132:15,16 136:20 140:14 140:24 141:12 151:2 early 32:4 77:3 125:3 132:24 easier 39:9 47:8 60:2 85:21 138:3			

[exclusively - figure]

exclusively 147:10 excuse 101:5 executed 154:4 exercise 113:2 exhibit 5:4,5,8 5:11,12,14,15 5:17 6:9,12,15 6:18,21 10:20 11:1,3,4,8,9,13 12:7 16:17 37:13,15 39:1 87:7 110:23,25 111:3,17,17 112:12,16,18 112:21,24 113:2,4,6,9,11 113:14,19 118:19 124:2,3 128:4 130:21 134:3,18 135:1 135:7,14,20,25 136:8,16 138:10,12,17 exhibits 5:1 10:18 111:10 111:13 expect 98:22 103:4,8,13 104:3,4 106:4 106:18 expectation 102:24 expert 113:6,22 128:3 130:20	135:20,24 136:7 138:11 explain 25:24 32:13 63:18 90:19 92:20 explained 63:22 133:19 explaining 67:22 122:12 explanation 30:11 explicitly 136:11 extend 69:5,6 69:13,14 70:6 70:19 80:7,9 extended 70:2 70:3 80:4 extends 28:22 69:18 extent 13:23 30:2,7,10 41:10 93:23 113:18 114:4 extreme 149:22 eyes 86:18	factors 109:3 fair 9:6,7 13:12 15:25 16:15 26:13 35:8 41:15 50:3,14 55:4 98:19 101:1,4 136:5 151:8 fall 66:22 false 8:22 familiar 99:9 99:13 family 100:25 101:3 far 122:5,6,13 129:4,7,11,25 farther 63:20 farthest 63:7 121:4,8 123:12 federal 157:1,8 157:9 feed 19:22 feel 17:8 113:19 113:20 ferenc 3:20 7:6 10:2 fifo 17:14 18:13 18:14,20,21 19:3,17 20:12 22:18 27:1 36:13 78:2,10 79:6 89:18,25 90:4 91:2,17 138:23,25 139:1	figure 29:22 30:10 31:3 39:14 40:12,16 41:1 42:12,16 42:18 53:14 56:17 57:4 58:13 60:8 64:14,19 67:5 67:9,17,18,22 67:24 68:12 70:1 73:3,3 77:22,23 81:23 81:25 83:16,19 85:19 86:11,16 86:20,22,24 87:7,8,16 88:10,16 89:7 91:20 94:23 95:2,14 96:1 96:15,18,23 99:15 100:22 111:17 112:16 113:5,24 114:20 115:3,5 116:7,15,15,16 116:18,18,19 116:19,20,21 117:1,14,19 118:2,21 119:3 119:8 120:21 120:22,23 121:5,5,10,15 123:1 124:11 127:2 128:2 130:19 133:18
	f f 33:1 facilitate 43:9 51:13 150:6 fact 49:13 63:10 71:4 75:1 79:25 81:4 101:21		

[figure - frame]

133:21,22 135:25 136:10 137:1,5,8 138:9 141:11 141:20,20 142:11,18 143:5 144:5 148:5 149:4 figures 39:10 42:7 80:24 81:5 112:13,19 113:10 115:1 118:11 120:9 121:16 122:1 124:1 130:14 137:1 138:6 figuring 83:13 file 33:8,14,18 35:5 filed 13:6 filling 86:22 final 110:13,13 152:21 finally 123:19 find 18:9 32:5 71:2 73:1 83:14,15,16,17 83:22 95:1 119:6 124:2 finding 47:10 151:5 finds 59:4 fine 8:4,8 39:21 49:7 87:11 122:9 134:4	finite 61:25 first 11:3 13:10 20:9 33:4 45:23 46:4 47:20 48:16 54:25 57:8,9,9 57:9 58:10,12 62:8,11,12 63:11,12 69:10 88:24 90:1 101:10 105:6 120:13 122:25 127:24 130:8 five 68:16 69:9 70:4,8,8 127:21 fixed 70:8 82:1 133:3 flies 123:21 flight 69:2 75:2 75:20 107:7,13 107:16,24 108:1,8,17 109:15 110:2 fly 61:21 63:18 64:5,17 69:7 69:15 70:7,11 71:4,8,20 72:12,25 73:12 73:14 107:25 108:3,6,11 109:15,19 110:1 122:16 123:3,21 125:1 127:8 130:18	focus 82:5 87:12 122:1 128:14 focused 86:20 focusing 33:24 67:17 82:19 138:9 follow 25:8 43:3,6 87:9 113:16 124:4 133:7 134:8 137:24 followed 130:10 following 133:8 follows 6:7 156:8 footnote 120:14 120:20 force 8:18 foregoing 154:2 155:6,13 form 11:11 14:9,20 15:4 16:10 26:15 28:14 31:8 33:21 35:25 36:20 40:1,9 40:13 43:4 46:6 50:2 52:2 52:10,22 53:25 54:5,10 55:19 57:20 59:23 65:11 66:9,20 67:10 68:2,25	69:3,21 70:17 71:11,25 72:14 74:23 75:9,12 75:24 76:25 78:17 79:9 82:18 85:2 88:19 89:14 93:19,20 94:16 98:13 99:1 103:24 106:21 107:18 109:17 112:4,9 114:7 114:17 117:18 118:17 123:7 124:24 125:14 127:6 130:2 132:9 135:10 135:17 136:18 138:21 139:25 140:15 141:14 141:25 143:4 143:22 144:14 146:1 147:22 forms 25:10 forth 139:14 155:7 forward 72:10 found 15:17 83:2,3 141:16 four 70:2,3,8 108:15,15 fourth 30:19 frame 98:22 99:5 100:16 102:6 152:7
--	---	---	---

[francisco - good]

francisco 3:7 frankly 9:13 frcp 157:1 free 17:8 113:19 frequency 127:15 front 10:14 19:25 111:11 111:15 134:7 138:4,14 139:7 full 9:1 155:13 fully 67:15 function 25:20 25:22 26:1 functions 150:6 further 30:10 36:23 48:6 73:16,23 80:10 110:19 119:21 131:20 140:11 155:16 furthermore 38:16 furthest 121:22 future 12:15	72:2,7 82:5,7 104:14 123:2 134:16 146:17 generally 13:17 14:25 26:16 47:20 69:4,6 76:24 84:14,15 109:8 122:5 127:25 generate 62:9 62:22 78:20 115:14 generated 19:5 22:3,21 62:25 63:3,11 90:24 90:25 generates 21:14,15,15 27:10,10 generating 17:15 18:23 19:7,18 20:13 21:3,3 22:9,11 22:17,20,22 26:8 27:2 62:18 66:6,14 89:13 90:10,16 90:18 91:7,9 118:3 generation 36:13 generic 18:16 germane 93:4 getting 83:11 141:6	giovanni 80:15 give 19:23 43:17 47:1 67:20 70:19 83:4 85:21 100:7 101:10 101:11 121:17 142:11 152:16 given 8:18 32:11 33:6 34:18 63:17 71:6 74:14,15 103:2,2,12 104:5,8 125:19 132:23 gives 49:10 70:14 78:19 84:23 86:5 giving 8:25 go 8:6 18:7 19:14 27:14 38:12 51:15 54:25 55:14 58:10 63:15 65:17 68:5 69:22 86:11 91:19 96:15 97:12 108:3 110:8,20 120:24 123:17 138:24 142:11 148:4 goal 75:25,25 goes 8:1 24:5,7 24:11 63:4	64:20 81:24 90:3 91:1,13 108:11 128:12 129:1 going 8:9 18:7 24:15,25 25:10 25:11 36:23 37:17 38:25 44:13 46:11,19 47:2,3,11,11 55:15 58:4 59:9,13 61:8 63:14 67:14,16 69:9 77:2,2,3,4 77:6,8 78:12 78:12,20 79:11 79:13 85:13 86:10 87:8 89:18 92:5,7 93:14 104:10 104:21 108:2 109:24 110:2 115:12,13,13 116:12 118:23 119:13,14 121:14 122:5 123:13 127:16 131:11,12,14 132:3,6,7 143:17 147:14 148:7 149:19 150:12 good 7:3 26:20 66:12 81:17
g			
g 1:12 2:12 4:7 5:2 6:5 154:13 156:5 158:2 garbled 97:6,12 gate 86:6 gears 93:13 general 53:9 62:19 71:19			

gotten 73:17 greater 70:24 79:16 80:13 green 111:19 113:12 128:7 129:3 ground 8:6 group 47:23,24 134:20,21 135:2,3 guess 12:16 14:21 18:3 21:4 39:8 41:2 43:5 45:12 46:20 49:4 56:2 64:13 65:25 67:17 72:10 74:12 75:18 76:11 77:12 80:25 97:24 109:25 guys 95:9 97:8	happening 124:18 125:24 127:18 happens 56:13 58:21 60:7,9 60:13 109:21 117:7 happy 63:23 hard 87:9 107:10,10 122:4 hashed 40:15 hear 11:13 97:8 97:10 105:14 heard 72:15 97:14 105:15 hearing 47:17 held 78:22 help 43:9 54:17 80:8,15,15 90:23 100:17 146:4 147:2 148:14 150:6 150:18 helpful 11:12 30:16 53:10 63:24 64:15 113:19 helps 30:11 43:17 52:4 63:18 117:19 high 58:20 59:3 119:2,10 137:10	higher 81:8 highest 81:16 highlighted 92:17,18 124:12 128:7 129:3 highlighting 113:13 hiraishi 11:5 13:22 14:15 16:16,21 17:1 20:11 23:12 26:6 29:23 30:6,11,23 31:3 35:24 36:19 38:8,12 39:14 41:17 52:8,18 53:14 55:17 56:2,17 57:15 58:14 62:16,17 65:18 66:25 68:13,22 69:5,9,10 70:1 70:6,14,20,21 70:23 71:1,3 71:12,14,19 72:3,7,12,21 80:2,5,20,23 81:5,14,20 82:7,23 83:2,3 83:9,14 88:4,6 88:8 90:13 103:15,20 104:1,5,6,15,23 105:1,8,9,15,20	106:6,10,18 107:19,23 109:14,18,20 111:18 112:1 112:14,19,23 113:5,8,11,18 113:21,24 114:3,15 115:4 115:11 116:7 117:1 119:4 120:9,23 123:1 124:3,15 125:10 127:3 128:2 130:13 130:19 132:2,4 132:8 133:18 134:25 135:6 135:13 136:1 136:24 137:13 137:19 141:11 141:18 148:5,8 151:13,22 152:1,3 hiraishi's 22:23 23:5 30:25 40:12 42:2,22 42:25 56:9 57:18,22 58:6 60:2 61:17 71:9 79:15 89:13 90:9 103:18 107:15 124:10 152:9 hiraishi.pdf 5:14,16,18
h			
h 158:3 half 10:9,11 131:4,6 handled 156:8 handling 107:14 hang 8:9 happen 58:2 73:18 130:3 happened 93:11			

110:23,25 111:4 history 33:8,14 33:18 35:5 hold 66:21 77:2 77:3,6,8,18 79:11,13 97:7 holding 85:7 honest 122:22 horizontal 97:15 horizontally 97:3 128:12 129:1 host 111:21 126:21 hour 38:25 hours 10:9,12 huh 12:19 14:17 15:16 21:7 27:5 29:14 34:13 43:13 66:2 75:6 76:7,15 76:18 77:25 78:3 79:5 81:6 82:15,21 87:1 88:17 91:8,11 91:15 98:21 101:19,23 102:23 103:17 105:11 108:7 114:25 122:18 126:15 128:5 129:15 138:13	144:7 147:6 148:9,17,24 151:21 hypothetical 103:3 131:17 131:19,25 133:4,8,11 i idea 46:16,24 48:18,25 49:25 50:17 145:12 ideal 73:14 identical 38:13 identically 125:7 identification 6:10,14,17,19 6:22 110:24 111:1,4 identified 5:3 18:15 25:25 28:20 30:22 31:2 33:5 40:18 identifies 50:8 identify 17:4 19:17 47:8 50:10 identifying 10:25 40:22 illustrated 40:25 58:13 imagine 109:8 128:25	immediately 68:23 implement 18:5 65:7 93:11 152:9,13 implementati... 95:18 96:4 implemented 93:3 important 121:19 151:5 imprecise 142:8 inb 30:22 31:6 31:7,17,24 84:6 include 13:22 19:9,10 51:2 99:22 103:19 105:13 106:19 145:5,19 146:20,22 150:11 included 140:23 145:7 146:5 148:16 150:24 156:14 157:3 includes 17:13 18:13 19:2 20:12 21:8,10 21:11,14 45:23 49:10 57:4 100:2 118:14 135:7,15 145:9	145:18 including 25:2 36:12 147:9 151:10 inclusive 151:19 incorporate 88:7 incorporated 133:23 incorrect 35:20 increase 70:15 82:20 increased 82:16 increases 69:20 indicate 117:14 130:24 indicates 39:22 39:23 68:15,19 115:11 indicating 10:15,17 149:8 indication 66:17 119:2 individual 19:24 25:3 34:25 54:15 55:9 71:16 104:7,7 108:4 individually 23:11 88:23 industry 139:22
--	---	---	---

[inform - know]

inform 137:1 information 22:11 29:23 30:1 43:18 54:12 59:17 67:13 77:23 80:10 83:5 136:22 150:18 initializing 57:9 initially 59:2 70:9 initiates 28:8 input 23:1,3,7 23:14,17,19 24:4,14 30:22 31:1 37:22 60:11 84:5,8 86:8 90:23 142:2 inputs 104:19 insert 73:22 inserted 73:19 75:15 97:21 98:10,11,23,25 inserting 69:16 133:1 inserts 132:19 inside 23:25 104:11 136:9 instant 60:25 125:15,19,24 institution 35:14	instruct 9:16 instructed 4:12 instructing 149:9 instruction 66:17,23 intended 29:7 intention 28:16 105:17 106:1 interacting 114:6 interacts 57:25 58:3 interested 47:17 155:18 interface 101:22 102:10 internal 99:5,8 interpret 28:25 35:2 38:18 146:21 interpretation 22:6 30:3 32:16 46:8 50:6 151:3,5 interpretations 32:11 interpreted 28:23 29:1 34:7 151:10 interpreting 28:6 interprets 30:14	interrupt 32:17 116:12 intertwined 52:24 interval 37:21 introduce 6:25 introduced 12:7 55:5 inventor 46:1 involve 104:12 involved 20:24 29:6 ipr 7:19,22,24 7:25 8:1,3 11:14 12:3,7 12:25 13:14,16 14:2,8,8 15:18 15:25 32:10 35:15 37:2,8 37:12 ipr2023-00847 1:6 2:6 7:13 iprs 14:18 16:9 32:14 irell 3:12 7:2 irell.com 3:17 issue 64:5 120:15,16 123:17 issues 64:17 127:25 item 26:17 items 19:24	j jedec 11:9 93:14,16 94:13 94:20 139:9,14 139:16,19,21 139:21,23 140:2,2,5 jlindsay 3:17 job 1:25 156:5 158:2 jonathan 3:13 7:1 jsd79-3c 11:9 judge 8:19 jump 85:13 jumping 96:14 jury 8:19 k k 89:2 keep 109:9 kim 11:6 kind 11:1 20:18 86:3,10 92:20 kinds 101:2 know 7:19,22 8:2,5,5,16 9:3 14:6 16:18 20:6,22 21:8 23:20,25 24:1 24:2,3,19 25:20 29:12 32:14,15 63:22 70:10 72:6 74:19 77:18,22 79:12,17 80:5
---	---	---	---

[know - lindsay]

80:8,24,24 81:7 82:4,8,11 83:23 85:3 94:11,12,22,24 98:4,17 99:2 100:8 102:3,4 102:5,7 104:12 104:23 106:24 107:3,5,7,12 108:13,14,14 108:21,25 117:12 120:4 122:11 124:5 134:3 135:22 137:25 138:2 139:5 140:22 145:16 149:21 150:20,23,25 known 43:14 109:8 knows 59:4 61:9 78:14	larger 86:21 93:25 139:19 late 132:25 lately 45:18 latency 68:16 68:19,23 69:5 69:18,20 70:3 70:15 71:10 72:13,20,20 74:6 81:7,15 82:11,14 127:21,22 129:9 131:13 law 8:18 laws 154:2 lawyer 46:11 laying 144:8 layout 108:16 lazy 8:1 lclkr 19:11 20:16,23,23 22:10,13 42:1 90:8,17,23 lclkw 19:4 27:1 27:4,10,13 42:1 64:21 65:19 lead 23:22 leading 112:4,9 120:2,18 127:6 132:9 leads 31:17 learn 70:5,21 learned 83:6	leave 58:11 107:5 leaving 107:3 left 31:6 90:22 91:2 111:20 112:15,22 113:4 120:25 123:12,14,22 125:6 128:13 128:17 legal 156:7 length 79:11 80:3 117:13 133:23 lengths 108:21 109:3 117:24 leslie 1:24 2:16 155:4,25 level 38:22 74:12,17 76:6 77:24 112:6 113:17 119:9 119:10,11,14 119:19 126:3,7 126:9,10,14,16 leveling 5:15,17 55:17,23,24 56:3,3,6,6,9,9 56:13,22,24 57:4,4,12,15,18 57:22 58:1,7,9 58:9,12 60:2,3 60:6,7,9 61:18 64:1,18,19 67:8,12,12,23	107:15 109:16 110:25 111:3 112:1 113:3,17 113:25,25 114:3,4,5,5,9 114:10,14,14 114:22,23 115:3,6 116:25 117:2,8,9,14 118:7,9,11,14 118:22 130:16 136:9,9,13,13 136:15,15,21 136:22,23,24 137:6,10 149:11,11 lied 59:25 light 8:10 limit 70:21 139:12 limitation 27:18 30:21 40:18 limitations 139:17 151:23 limited 7:5 70:20 93:21 113:20 152:5,8 limiting 102:9 limits 93:16,23 149:25 lindsay 3:13 4:9 7:1,1,11 12:14,18 14:14 14:25 15:13
l			
l 27:9 lo 40:5 li 40:4 label 31:18 labeled 31:5,7 85:23 87:17 92:5,7,22 labeling 100:7 labels 86:25 language 67:18 139:3			

[lindsay - look]

16:15 26:19	139:25 140:12	41:9,17 42:16	local 21:12
28:17 31:13	140:17 141:3	42:18 45:1	22:2 64:25
33:23 36:5	141:11,18	53:5,6,12,14,15	65:9,14 66:3
39:7 40:3,11	142:7 143:5	53:18,18,23,23	89:18,24 90:2
40:17 43:11	144:1,4,17	54:4,9,11,12,15	90:6,8
46:14 50:3,14	146:12 148:4	55:9 92:10,12	located 116:23
52:8,14 53:10	152:18	92:12,15 93:24	locked 156:12
54:1,8,20 56:1	line 4:13 24:10	97:2,15,15,18	157:1
57:22 59:25	30:19 47:21,21	98:1,7 99:19	logic 18:18,18
65:14 66:11,13	54:16,16,18,19	99:22 114:15	27:20 28:18
66:25 67:16	58:19 60:25	114:15 115:4,6	86:6 93:8
68:5,11 69:1	61:1,6,24	117:16,21	118:7 142:9
69:17 70:13,23	64:22 65:23	118:3,5 144:16	logical 119:9
72:4,18 74:25	71:21 74:5	lining 107:11	119:11,14,19
75:10,17 76:5	79:24 80:3	list 11:13 18:1	logically 43:8
77:11 78:25	84:12 90:15	19:25 26:17	long 10:6,10
79:15 82:19	92:5,7,25 93:1	listed 11:24	54:24 63:11
85:11 87:11	100:18 101:21	26:13 27:19	75:20 77:18
88:22 89:16	104:20 106:2	32:12,18	83:5 140:17,21
94:4,20 95:11	108:21 109:2	literally 41:23	longer 62:4
97:9,16 98:19	118:12,12,25	little 18:25	63:5 70:10
99:7 104:4	130:9 132:13	19:14 39:2	73:11,13 75:3
106:25 107:21	134:10,14,15	44:6 46:19	75:22 83:7
109:14 110:8	134:18 136:11	55:20 72:16	130:6,11
110:19 111:13	136:12,17,17	80:18 92:20	132:17
112:4,9 114:7	136:23 137:7,7	104:1 106:4	look 12:10
114:17 115:8	137:9 156:15	124:16 125:20	13:11 16:16
116:12 117:17	157:4 158:4,7	125:22 126:3	17:7 18:7 22:7
118:16 120:2	158:10,13,16	126:19	31:4 35:9 36:6
120:17 123:7	158:19	live 19:22	37:16 39:8
124:24 125:14	lineage 13:6	llp 3:4,12	46:18 48:13,20
127:6 130:2	lines 15:19	load 71:16,21	64:14 66:25
132:9 135:10	39:18,19,22,23	71:22 72:22,23	72:6 73:1,3
135:17 136:18	39:25 40:7,8	loaded 99:24	76:10 77:21
137:3 138:21	40:15 41:2,6,7	100:8	86:16 89:6

[look - measuring]

91:20 94:23 99:15 113:21 115:10 120:5,8 121:5 123:1,25 124:10 139:3 142:19 144:22 146:24 148:5 looked 14:4 45:18 82:16 looking 15:14 31:10 32:20 42:5,5 59:3 60:10 67:3 68:12 72:1 76:19 77:21 81:19 83:23 84:10 87:4,21 87:23 95:8 100:22 116:15 118:20 119:7 134:12,15 141:11 144:6 looks 61:2,2 los 3:15 lot 33:23,24 87:8 122:17 140:1 151:24 low 58:20 59:3 119:2 137:10 lower 89:1 129:19 130:5,8 133:15	m m 3:13 made 16:3 18:21 21:25 29:9 37:14 38:21 58:23 97:25,25 121:24 151:6 155:10 main 13:20,21 27:3 92:2 make 17:4 18:3 20:8 23:6 29:21 34:15 48:21 66:23 69:23 74:5 79:20 87:5 89:20 90:2 93:25 94:9,11 104:19 107:14 110:15 116:3 121:17,25 122:9 126:6 132:11 133:17 148:13 152:22 156:14 157:3 makes 21:11 105:1,5 114:20 145:15 146:7 152:1 making 32:16 66:18 78:24 139:22 manella 3:12 7:2	march 1:15 2:16 4:4 6:1 110:14 152:21 155:21 156:3,5 marin 155:2 marked 6:10 6:13,16,19,22 110:23 111:1,4 112:20,24 113:6,8,18 128:3 130:21 134:2,17,25 135:6,14,20,24 136:8,16 138:10,11,16 matter 9:12 mean 7:22 8:2 13:17,23 14:11 14:24 18:4,15 22:6,17 23:10 23:24 24:6,20 25:19 26:17 27:9 28:17,18 29:19 31:9 33:15 35:3 41:11,12,22,23 41:24 43:6,6,7 43:8 45:17 50:9 51:14,17 52:25 54:21 57:25 62:14,16 63:23 65:3 76:6,9 77:15 78:18,19 79:25 80:23,25 81:23	83:15 85:4 87:6 93:10,21 93:22 97:20,25 98:4 100:13 102:13 104:14 107:2,3 109:20 109:23,25 127:2 140:2,6 145:22 146:3 146:15,16 148:14 150:5 meaning 32:8 33:6,20 34:1,2 34:19,21,25 35:4 66:18 84:8 129:10 meanings 100:9 146:13 means 33:12 46:8 62:7 117:12 125:2 131:4 151:19 meant 21:24 143:23 measure 83:3 83:20,21 115:20,23 measured 83:25 84:2 115:17 117:25 measurements 144:13 measuring 83:12 133:21
--	---	--	--

[mechanism - motherboard]

mechanism	94:9,12,14,19	131:22 133:8	module 54:7
104:10	94:21 95:15,20	134:20,21,22	60:13,16,16,17
meet 10:1,6	96:2,6,9,25	135:2,3,3	60:18 62:6,9
meeting 10:8	97:4,14,20,22	139:13,19,20	62:11,13,19,23
meetings 10:8	98:7,11,16,23	139:22 141:16	79:2 93:25
10:11	98:24 99:4,8,9	143:1,9,13,17	94:3,9,12,19
memory 14:3	99:11,11,12,13	143:21,21	100:23,24
24:2,3 37:22	99:16 101:6,17	144:18 145:17	102:21,22
38:9,13,20	101:21,22,25	mention 139:16	103:3,4,7,9,13
39:22 42:10,10	102:6,7,10,17	mentioned	116:23 121:2
42:11,13,14	103:8,9,18	106:25	123:11,18
47:23,24,25	104:2,11,15,17	middle 26:24	124:10 125:3,4
48:2,2 51:10	104:24 105:2	85:9 86:24	125:6,8 127:12
51:11,12,12	105:12,22,24	87:15 111:18	128:9,12
54:7 56:23,25	106:3,5,9,17	121:21,22	139:13,22
57:10,13,16,23	107:1,4,6,17	128:8	141:15,17,24
57:24,25 58:2	108:2 109:1,4	mind 10:25	142:2,6,7,23
58:3,15,19	109:7,22	12:8 44:2	152:10,14
59:14,15,16,18	111:19,21	46:21 48:14	modules 53:20
59:20 60:11,14	112:2,7 115:12	69:22,23 120:6	93:17,18 94:14
60:14,16,19,20	115:17 116:23	131:7	101:3 139:19
60:21 61:1,2	117:6,6,8,8,21	minute 48:4	139:21 142:4
61:11,13,15	117:22 118:23	misaligned	moment 17:10
62:3,5,5,7,10	118:24 121:13	61:20,21	19:23 20:19
63:4,6,6,7,12	121:18,20,22	misleading	27:15 46:21
63:12,15,19,20	123:12,13,19	8:22	47:1,9 48:13
64:23 67:5,24	123:19 124:10	misread 116:16	49:8 63:25
68:15 70:6	124:13 125:4,6	mistake 37:15	67:20 80:17
71:16 73:5,6	126:23 128:6,9	misunderstan...	81:18 83:18
73:20,20,22	128:9,14,15,16	34:6	96:21 111:12
74:1,11,15,15	128:21 129:2,7	mode 149:11	moments 125:1
74:18 75:1,2	129:10,13,19	modifications	morning 7:3
83:25 84:2	129:19,21,23	83:8	mother 98:9
91:23 93:7,17	130:1,4,22,25	modified 90:12	motherboard
93:18,25 94:6	131:3,6,10,19		98:24

[move - objection]

move 15:13 moving 72:10 85:7 multiple 65:4,8 80:5 81:25 97:25 100:9 101:2 108:12 124:22,22 140:4,5,7	need 9:3 10:21 17:9 46:19 47:2 55:22,23 59:9,13,17 63:9 70:6 76:3 82:5 83:7 84:8 89:19 104:10 104:21 106:11 106:14,15 107:1,6 114:10 117:12,25 118:5,5 121:24 122:8 133:16 needed 28:2 54:13 65:22 73:18,21 74:4 110:15 137:10 145:23 146:6 149:14 needing 106:5 needs 28:23,24 28:25 38:20 59:18 72:24 79:12 119:1 neither 155:16 netlist 1:7 2:7 7:2 112:14 122:15 126:2 126:25 127:20 132:11 134:9 139:9 156:4 158:1 never 29:7 53:22 69:10	new 111:13 nine 76:13 108:13,14 no.6584925 156:5 158:2 nonddr3 152:10 normal 35:6 54:6 55:25 64:12 67:13,23 116:9 normally 98:2 notating 156:15 157:4 noted 153:3 notion 127:21 nots 151:24 number 5:3,7 6:13 7:14,21 11:1 26:9 37:15 66:10 85:21 112:13 116:4,16 122:9 122:11 141:19 156:15 157:4 numbering 120:20,23 122:2 numbers 10:20 122:3	143:4,24 146:1 objection 14:9 14:20 15:4 16:10 26:15 28:14 31:8 33:21 35:25 40:9,13 43:4 46:6 50:4 52:2 52:10,22 53:25 54:5,10 55:19 57:20 59:23 65:11 66:9 67:10 68:2,25 69:3,21 70:17 71:11,25 72:14 74:23 75:9,12 75:24 76:25 78:17 79:9 82:18 85:2 88:19 89:14 93:19,19 94:16 98:13 99:1 103:24 106:21 107:18 109:17 112:4,9 114:7 114:17 115:8 117:17 118:16 120:17 123:7 124:24 125:14 127:6 130:2 132:9 135:10 135:17 136:18 137:3 138:21 139:25 140:15 140:25 141:8
n			
n 4:1 95:15 name 140:6 155:20 nanoseconds 107:7 naturally 36:19 nature 15:2 necessarily 23:17 136:21 necessary 9:17 20:25 22:15 25:5,6 55:7 59:21 64:7 71:15 75:15 79:22 80:3 84:12 101:11 115:20 119:5 119:16,17,22 132:12,19 133:1,5,24 146:4 148:14 148:18,25 150:12 156:14 157:3			
		o	
		oath 8:14,17 9:9 155:8 object 40:1 50:2 111:13	

[objection - operations]

141:14,25 143:22 144:14 147:22 objections 155:9 obvious 16:4 151:6,14 152:1 obviously 33:23 36:2 76:20 146:24 147:2 occur 57:5 67:11 119:14 125:7 occurred 134:14 occurring 74:4 104:23 116:9 125:19,21,22 occurs 57:8 62:20,21 63:18 77:10 117:10 125:2,5,16 office 1:1 2:1 156:11 official 82:14 offset 106:23 107:7 offsetting 106:8 106:19 oh 12:16 15:3 20:1 24:15 27:7 57:6 66:11,11 68:4 86:20 94:5	okay 7:16,19 7:21 8:3,5,7,12 8:13 10:13,22 11:3,3,19,22 12:6,9,12,19,20 12:24 13:3 16:15,19,20 17:3,10,11,15 17:23 18:6,9 18:13,13,25 19:13,15,23 20:1,3,6,17 22:20,25 24:9 24:9,15,23 26:3,23 27:4 27:14,16,17,18 30:8,16 32:6 32:22,25 35:8 35:9,11,12,18 36:5,11,25 37:4,9,16,19 38:24 39:3,7 39:11,13,17 43:20 44:17 47:9,14,20 48:3,5,12,15 49:8,17 50:14 50:23 53:10,13 54:1 56:16,18 57:3 58:4,8,12 59:25 60:4 61:17 62:19,23 63:1,3,8,22 67:2,4,16 68:5 68:5,11,15	70:23 72:9,19 74:8 76:18 77:13 78:7,10 78:25 79:3 81:1,17,19,21 83:1,24 85:11 85:15,22 86:13 86:19,21,24 87:11,14,15,20 88:9,24 89:8 90:7,15 91:22 92:19 93:15 94:5 95:4,10 95:13,14 96:16 96:19,22 100:11,20,21 103:25 105:14 105:19,19 107:23 108:5 108:23 110:18 116:16 118:18 119:7 120:5,19 121:3,14 122:7 122:10 123:6 123:25 124:7 127:19 128:25 130:3,19 131:6 131:16 132:10 134:2,6 135:21 138:1,16 140:9 141:3,18 142:7 142:18,20 148:22 151:8 151:12 152:17	once 29:1 59:4 61:9 64:6,8 67:14 83:21 105:17 116:10 ones 13:10 51:17,19 online 134:6 ooo 153:4 open 12:11 86:13 107:4,5 opened 86:22 opening 12:8 operate 55:7,10 59:11 65:16,17 102:8 114:11 116:1 119:13 136:22 operation 17:17 18:17 19:4 21:1 25:6 25:24 42:11,14 42:17,19 64:12 65:6 67:6,8,13 67:23,24 69:24 70:2,6 74:1,22 76:20 78:5,5,6 78:8,8 79:3 116:8 117:8,10 118:22 125:10 149:8,10 150:7 150:7 operational 54:18 67:15 operations 17:13,19,21
--	---	---	---

18:8 19:2,10 19:16 20:24 26:5,7,9,10,22 26:25 55:18,23 56:10 101:24 opined 13:14 opining 13:15 opinion 14:24 16:3 17:25 20:10 26:6 28:11 30:25 31:20 42:17 43:2 46:16 82:23 114:13 115:2 136:14 148:10 150:1,3 opinions 14:6 14:18,22 15:2 137:2 opportunity 110:14 152:22 opposed 20:22 optimal 85:9 optimization 85:5 optimize 84:17 84:20 orange 39:18 39:18,23,25 40:15,23 42:16 42:18 91:13 order 13:10 20:25,25 21:16 21:18 25:6,24 45:13 51:16	54:14 55:6 59:11 61:14 64:22 65:3,22 67:13 69:1,15 71:15 72:24 74:5 75:3,4 76:16 79:24,24 80:7 84:12,17 85:5 96:11 106:23 114:11 116:1,2,2 118:7 119:18 133:17,24 136:21,23 147:2 148:14 149:14 150:6 150:18 ordinary 32:7,8 32:9 33:6,7,19 33:22 34:2,18 34:21,25 35:2 35:6 45:9 49:14 51:9 80:6 115:2 121:9 145:4 146:17 orient 100:21 oriented 39:11 124:5 original 156:10 156:20,22 originally 10:19 13:6 91:5	outb 30:22 31:6 31:7,17,23 outbound 133:17 outcome 155:19 output 23:4,8 23:15,17,19 30:22,25 37:23 38:17 40:4 75:4,11,13,19 75:20 76:1,16 77:4 86:9 89:20,21 91:12 106:12 124:13 125:10 129:10 129:22 130:5 130:25 131:12 132:3,6,7,20,21 132:23,23 133:5,25 142:3 outputs 75:14 127:7 129:14 129:20,24 130:23 131:14 133:9 outputting 75:8 76:21 124:8,21 127:1,3 outside 51:5 114:17 115:8 117:17 118:16 120:17 136:18 137:3 139:23 150:3	overall 25:4 overlap 29:7,16 29:17 own 99:4 103:19 105:13 owner 1:8 2:8 2:13 3:11 7:2
p			
p.m. 2:15 153:3 pacific 2:14,15 page 4:13 12:13 15:19 19:1 25:18 26:24 31:12,19 32:20 35:13 39:9 40:16 42:5,6 68:12 74:7 85:14,18 85:19,21 86:20 87:4,6,12,16,21 87:24 88:3,10 88:15 89:6 95:5,8 98:8 111:17,18 112:13,16 113:5,12 120:10,11,11 120:11,15,22 121:6 128:3 130:20 135:19 135:24 136:7 136:16 138:6 138:11 156:15 157:4 158:4,7 158:10,13,16			

158:19 pages 1:25 50:10 112:20 120:8 155:13 156:14,17,17 157:3,6,6 paper 10:15,17 10:18,21 11:11 120:5 134:4 papers 51:16 paragraph 12:10,20,24 15:14 17:7,11 17:13 18:10 19:14 20:2,3 27:14 30:17,17 32:18 34:15 35:9 36:6,8,24 37:1,6 39:8 67:3,18,21 81:19 83:24 85:20 115:10 116:3 118:1 119:7 120:10 147:14 paragraphs 112:13,23 113:7 part 11:16 15:22 20:9,15 20:21 21:17 22:7,13,22 23:4,8,13,15,18 25:3,11,17 27:7,24,25	28:5,8 30:3 31:24 32:4 36:15 37:6 40:2,10 41:3,4 41:20,23,25 42:2,21,24 44:5,5,7 45:2,5 45:8,15 46:2 46:15 48:10 49:5,15 50:7,8 50:9,10,12,12 50:19,20 51:7 51:10,24,25 64:18 81:14 83:12,13 88:6 98:16 107:10 130:15,16 145:12,21,25 146:10 147:20 148:2,12 149:1 149:19 part's 107:10 partially 28:7 29:19 participate 65:6,21 participates 20:23 particular 17:11 43:18 44:9 45:22 52:5 53:2 69:8 81:2 119:6 139:13,14,23 142:2,6,9,9,17	146:19 147:1 particularly 82:13 parties 7:20 partners 44:12 parts 17:5 18:3 18:14 25:23 58:8 113:21 151:2 party 34:9,10 155:17,17 pass 140:9 passed 63:13 passes 63:4 patent 1:1,2,8 2:1,2,8,13 3:11 5:4,6,8,11,12 6:9,13,15,18,21 7:2,14,15,16,16 7:23 10:19 11:4,5,6,6,7,10 11:10 13:3,4,5 13:9 14:12 15:12 16:2,3 16:14,23 17:2 20:12 23:14,16 29:24 30:6,11 33:1,7,11,17,24 34:1,12 35:15 35:19 37:8 45:11,15 46:1 46:15,20,24 47:5,7,10,11,16 47:18 48:6,8 48:18,25 49:13	49:16,25 50:7 50:16,21 62:16 62:17 102:13 119:5 134:2,17 139:3,5,12 144:22 145:15 146:7,9 147:4 148:11 150:15 150:19 151:9,9 151:15 152:2 patents 13:6 146:14,15 path 39:25 40:2 40:5,8,10,11,17 40:19,21 41:3 41:5,8,10,11,13 41:19,20,23,24 41:25 42:2,8,9 42:17,19,22,24 43:3,6 44:4,7,8 44:11,14,24 45:2,3,4,5,8,16 45:24 46:2,4,4 46:12,17,25 47:23 48:1,9 48:10,19 49:1 49:3,6,10,15 50:1,9,13,18,19 50:20 51:1,7,7 51:10,24,25 52:9,12,13,15 52:19,20,24,25 53:4,7,8,9,11 53:21 117:16 118:13 130:6
--	---	--	---

[path - preparation]

134:10,14 135:2,9,16 136:12,17 137:15,18,20 137:22 138:24 145:7,12,13,21 145:22,25 146:2,3,5,8,10 146:13,18,19 146:22 147:3,5 147:8,11,16,20 148:3,12,12,18 148:20 149:1 149:18,20,20 149:23 150:2,9 150:11,16,17 150:19,20,22 150:22 151:3 151:11,17 paths 40:23,23 53:3 126:17,17 134:21 145:4,5 145:6 pause 116:11 116:11 126:6 135:11 pazmandi 3:20 7:6 10:2 pc 11:7,8 pdf 47:12 156:12 157:1 penalty 8:22 154:1 156:16 157:5	perfect 29:17 perform 20:25 21:18 22:15 29:2,4 43:8 54:17 55:17 64:21 67:13 105:2 118:8 136:23 149:8 149:10 performed 55:23 56:10,12 57:18,23 58:7 67:12 104:11 performing 25:22 28:6 29:6 114:9 performs 19:3 19:3 26:1 28:8 28:9,18 30:7,7 30:15 61:4 86:7 109:16 114:3 127:8 period 125:22 133:3 156:18 157:7 perjury 8:22 154:1 156:17 157:6 permit 139:19 person 31:14 34:2,19 51:22 51:23 115:2 perspective 21:21	petitioner 1:5 2:5 3:3 7:5 ph.d. 1:12 2:12 3:20 4:7 5:2 6:5 154:13 156:5 158:2 phase 59:6,21 61:10 physical 10:14 11:15 23:20 24:17 93:17 94:2,3,9 138:24 139:13 139:23 140:4,5 140:6 physically 24:11 picture 87:7 124:9 pieces 15:6 48:14 place 45:17,20 107:13 123:5,8 155:7 places 81:25 91:13 play 46:11 please 9:4 17:10 47:9 48:22 67:20 69:25 83:18 90:20 96:21 135:12 point 25:21 29:1 43:19	44:18 61:12 76:22 79:7 80:20 83:16 145:24 pointed 49:18 49:21 134:10 points 17:12 popular 139:20 portion 30:13 30:14 52:12,13 52:15,19,20,24 52:25 53:6,7,8 portions 53:11 pose 76:11 position 16:21 20:9 51:3,4 85:6 117:9,10 150:8 positive 151:25 possibility 107:4,6 109:6 possible 79:18 102:3 possibly 106:1 potential 107:13 potentially 121:15 precise 122:8 precisely 127:3 prefer 39:19 43:24 134:5 preparation 11:22
--	--	---	---

[prepare - questions]

prepare 9:21 prescribe 94:20 prescribed 94:14 present 3:19 presented 40:4 preserve 9:18 pretty 94:18 149:9 preventing 8:25 previous 105:16 126:12 previously 46:9 134:13 primarily 45:9 85:4 printed 10:19 134:4 prior 9:23 13:13 14:15 16:8 privilege 9:18 9:19 19:21 probably 17:6 65:4 problem 38:8 62:20,21,25 104:24 124:25 procedure 156:19,21 proceed 6:24 7:8 proceeding 1:13 2:13 7:19	7:22 8:2 15:21 proceedings 6:4 32:10 155:14 process 44:13 56:13,19 57:3 58:1,25 61:7 64:16 84:14 117:4,5 130:16 133:21 processing 27:19,25 28:3 28:3,12,19,19 28:22 29:8,12 produces 28:4 86:9 product 140:25 productive 72:5 programable 86:8 programs 93:7 prohibit 139:21 pronounce 35:19 propagate 123:12,15 propagated 125:17 127:12 propagation 123:9 proper 64:23 protocol 101:12 102:8 102:18,25	103:5,11,14 106:12 protocols 101:8 101:17 102:2 102:11,15 provide 38:9,23 54:12 55:6 69:19 90:24 145:11 provided 38:10 74:16 83:9 90:9,17 118:23 119:15 156:19 157:8 provides 22:10 24:1,2 27:12 27:12 127:17 providing 8:22 137:9 143:1 pub 5:12 6:21 publication 5:9 6:16 35:19 pull 94:25 120:3 134:2 137:23 139:2 purely 82:8 purple 85:23 87:3,15 88:2 89:9 purpose 77:16 purposes 28:2 65:4 put 48:13 96:4 112:13 122:8	puts 104:24 putting 122:11 q quarter 131:15 question 9:3,5 9:5,17 17:20 19:1 23:6,7 26:20 37:4 44:1,11 48:16 48:21 55:21 56:8,11 57:3,7 57:7,12 64:13 65:13,25 76:9 77:12,19 81:18 88:12,22 95:25 97:13,17,24 100:22 101:20 105:6,12 121:16,18 124:9 126:8,12 127:24 135:11 143:24,25 144:3 question's 55:20 questions 4:12 25:12 63:23 110:19 113:16 121:15 122:16 122:17,19,23 124:4,8,17 126:1,13,24 134:8 137:24 139:8 140:14 140:20 152:18
---	---	--	---

[quickly - references]

quickly 76:3 quite 45:25 quote 119:10 119:11	115:11,11,15 116:8,25,25 117:2,7,9,14 118:7 123:4,10 123:14 124:13 125:10 127:3 128:12,13,25 129:1,6,10 130:16,22,23 131:5,11,20,21 133:9,10,20 134:23 136:3,8 136:12,14,21 136:23 137:6 139:6 149:7,11 150:17	reason 72:22 158:6,9,12,15 158:18,21 reasoning 149:1,17,21 recall 12:4,5 33:17 92:11 126:7 127:25 139:9 receive 62:11 105:20 received 61:15 105:18 131:23 148:19,22 149:4 receives 30:1 63:7,8 65:10 65:15 66:4 109:5 130:22 131:5 132:5,6 receiving 21:3 63:19,21 64:24 76:14 78:14 79:2 recent 54:22,23 recess 39:5 68:9 110:10,22 recited 28:11 40:21 recites 30:18 40:19 record 8:6 10:25 11:24 26:22 39:4,6 68:6,8,10 91:6	110:8,9,11,20 110:21 111:6 153:1 155:14 record's 26:5 49:23,23 87:6 recorded 155:11 red 41:2,2,6,7,9 41:17 refer 7:15,21 7:24,25 17:3 24:10 53:12 90:1,5 113:19 150:5 reference 12:15 16:13,16 35:18 35:23,24 48:8 50:24 51:1,5,6 51:20 52:14 53:17 80:13,23 84:13,16 85:17 86:12,22 94:25 112:24 113:8 113:25 134:25 135:6,13 137:23,24 138:10,16,19 146:19,22 152:3,4 referenced 19:6 23:13 156:6 references 13:13,13,15,19 13:19,20,21 14:7,15,19
r	125:10 127:3 128:12,13,25 129:1,6,10 130:16,22,23 131:5,11,20,21 133:9,10,20 134:23 136:3,8 136:12,14,21 136:23 137:6 139:6 149:7,11 150:17		
r 158:3,3 r&s 157:1,9 ram 55:10 rams 54:24 55:1,6 rate 55:2,6,10 55:11 reach 62:4 reaches 123:20 127:16 129:6 142:4 read 5:15 17:12 17:14,17,21 18:15,16,19,21 19:10,16,17 20:1,12 22:18 26:21 27:23 36:13 42:11,17 56:6,22,24 58:1,9 67:5,13 67:23 69:4,14 72:20 74:1 78:5,6,9 89:17 89:18,23 91:17 100:2 101:24 102:4 105:17 109:24 110:25 113:16,25 114:3,4,9,14,21 114:23 115:3,6	reading 7:21 20:20 34:9,10 34:11 68:20 72:8 91:25 101:20 118:25 119:4 147:23 150:15 156:24 157:9 reads 16:22 17:1,24 20:11 ready 124:5,7 realignment 105:3 106:5 really 14:4 23:10 54:18 74:12 109:18 109:20 150:1,2 150:3,8	reason 72:22 158:6,9,12,15 158:18,21 reasoning 149:1,17,21 recall 12:4,5 33:17 92:11 126:7 127:25 139:9 receive 62:11 105:20 received 61:15 105:18 131:23 148:19,22 149:4 receives 30:1 63:7,8 65:10 65:15 66:4 109:5 130:22 131:5 132:5,6 receiving 21:3 63:19,21 64:24 76:14 78:14 79:2 recent 54:22,23 recess 39:5 68:9 110:10,22 recited 28:11 40:21 recites 30:18 40:19 record 8:6 10:25 11:24 26:22 39:4,6 68:6,8,10 91:6	110:8,9,11,20 110:21 111:6 153:1 155:14 record's 26:5 49:23,23 87:6 recorded 155:11 red 41:2,2,6,7,9 41:17 refer 7:15,21 7:24,25 17:3 24:10 53:12 90:1,5 113:19 150:5 reference 12:15 16:13,16 35:18 35:23,24 48:8 50:24 51:1,5,6 51:20 52:14 53:17 80:13,23 84:13,16 85:17 86:12,22 94:25 112:24 113:8 113:25 134:25 135:6,13 137:23,24 138:10,16,19 146:19,22 152:3,4 referenced 19:6 23:13 156:6 references 13:13,13,15,19 13:19,20,21 14:7,15,19

[references - returning]

15:11 16:4,8 16:12 47:16 49:15 51:15 80:7,12 83:10 105:9 146:14 referencing 12:24 referred 9:24 22:7 97:19 referring 7:17 11:21 23:20,21 23:23 24:19 25:9,14,16 26:23 27:6,9 33:2 43:21 46:4,9 59:14 59:19 60:8 72:2 80:21 94:3 95:9 107:19 116:5 119:24 121:12 121:21 128:19 141:23 142:1,2 refers 145:4 regarding 5:6 6:13 regardless 71:8 72:11 75:10,20 82:14,24 132:24 register 27:20 28:21 30:1 37:24 42:21 56:22 59:7,10 59:24 74:11,16	84:1,3,4 115:18,18 117:6,15,22 118:9,13 119:18,23,25 121:7,12 136:10 137:14 142:14,22 143:10,13 144:18 registered 11:8 118:6 registers 149:11 reinforces 119:21 related 9:18 13:3 35:15 117:2 155:17 relates 150:21 relation 16:2 47:14 48:6 54:24 relationship 44:10 60:10 relative 54:23 127:1 129:17 relatively 54:21 released 156:22 relevant 14:23 14:23 51:18,19 150:3 151:2 releveling 117:4,5	reliable 84:23 relying 27:24 remember 13:4 80:22 122:4,4 122:19 126:8 126:10,10 144:23 remind 78:4 80:25 remote 1:13 2:13 render 151:14 renumbered 121:6,7 renumbering 121:11 repetitive 20:9 rephrase 44:15 54:2 95:25 reported 1:23 reporter 6:24 7:7 39:4,6 68:8 68:10 109:11 110:9,11,16,18 110:21 111:6 152:20,25 represent 42:16,18 representations 40:25 represents 111:19,20 reprinted 124:1	requested 157:1,9,10 require 69:13 required 54:13 156:20 requires 80:4 88:7 102:14 respect 10:24 13:15 14:6 40:7 56:8 113:3 118:11 123:3 respective 45:23 47:23,24 79:3 134:20 135:2,3 response 119:11,14 restate 116:14 restriction 103:2,12 restrictive 134:21 result 64:1,4 118:25 retraining 77:16,17 return 117:21 156:17 157:6 returned 58:18 58:24 59:1 69:15 75:16 returning 118:24
---	--	---	---

[returns - says]

returns 61:6 reverse 45:13 review 12:2 17:8 33:14 55:14 110:14 152:22 156:8 156:10,13 157:2 reviewed 9:23 9:23 11:23 14:4,10 15:11 15:11 reviewing 48:17 right 8:15 9:9 12:19 14:14 21:2,21,23 23:1 24:18 25:8 26:19 29:10 31:3,5,5 31:7 34:8 39:15 42:19 43:11 44:15,15 47:9 49:20,22 54:21,22 55:2 55:11 56:1,4 61:17 62:23 64:1 65:24 66:4,15 67:23 68:3,16,20 69:17 70:13 71:5,24 72:4 73:15 74:7 75:17 76:1 77:11,20 78:6	78:9 79:11,23 81:3,9,17 82:9 83:11 84:14 85:8,9,20 86:25 89:10 90:10 91:24,25 92:19 94:7 95:21,25 97:5 97:16 99:21 100:5,10 101:14 103:6 105:4 106:16 111:19 112:11 112:18 113:3 113:10 114:5 118:21 120:25 122:15 123:16 123:22 124:16 124:19 125:6 128:13 129:13 132:2 134:8,17 138:9 140:21 141:2,20 142:22 143:10 143:14 146:23 147:17 148:20 150:10 151:18 152:9 rise 66:21 rising 119:9 robert 1:12 2:12 4:7 5:2,5 6:5,12 154:13 156:5 158:2	rockwood 1:24 2:16 155:4,25 rosas 1:24 2:17 155:4,25 rough 110:16 110:17 152:24 roughly 86:24 row 128:7,8,22 129:20 130:22 133:9 rows 128:6 rpr 1:24 2:17 155:4,25 rules 8:6 157:8 s s 116:24 143:6 143:16 144:9 158:3 s1 56:19 s4 5:14,15,17 56:3,9,13,21 57:4,12,18 58:4 60:2,7,9 64:1 110:23,25 111:3 112:1 s5 5:14 56:3,9 56:13,19,25 57:4,15,22 58:5,7,8 60:1,6 107:15 109:16 109:19,19 110:3,23 112:6 saito 35:19,20 35:23 36:7,12 36:19 37:21	sample 58:18 58:20,23 85:5 85:10 samples 60:21 61:5 84:21 samsung 1:4 2:4 7:5 9:25 10:1 156:4 158:1 san 3:7 satisfied 28:12 satisfies 34:23 satisfy 40:18,21 151:22 saying 21:20 22:4 29:7,15 29:18 31:10 36:18 49:5,7 60:18 67:22 75:19 76:2 79:3 87:9 93:5 103:3 152:11 says 15:19 29:25 45:11,15 45:22,23,25 47:20 49:12,13 56:21,21 65:18 66:16,19 81:23 82:2 83:20,20 83:21,24 84:7 86:7 101:21 115:16,16 119:7 143:11 143:12 145:8 147:10 150:16
--	--	--	---

[says - shown]

150:22 schedule 156:10 scope 114:18 117:17 118:16 120:17 136:19 137:3 screen 16:20 86:23 95:3 sdram 11:8 140:3 sealed 156:20 search 12:16 46:19,21 47:2 47:3,3 searchable 47:11 searched 50:21 searching 45:19 47:12 sec 97:6,7 second 8:9,11 13:11 15:18 36:11 41:21 68:6 91:16 92:7 93:13 101:15 128:8 152:16 section 32:3,25 64:9 see 10:3,21 13:2 15:22,23 17:16 18:24 19:13 24:15 27:2,19 30:18	30:20 32:3,5 33:4,25 34:22 35:12,16,17,21 35:22 36:10,15 36:16 37:25 38:1 39:13 42:15 44:18 45:20 47:15,16 48:5 49:9 50:22 56:20 57:2,6 62:11 67:4,19,21 68:14 71:1 73:5,12 84:1 84:11 86:20 87:18,19 91:5 97:2 98:5,7 100:3,13,20 101:9 102:9,9 111:22 112:25 113:14,24 116:22 119:1 128:6,10,19,23 128:23,24 138:7,8 142:5 142:12,14 143:7,8 144:10 seeing 19:22 33:17 121:10 seem 149:2 seems 147:25 seen 51:6,13 102:10 sees 59:2 61:9 62:8	send 52:15 53:7 55:3 61:14 79:14 108:18 sending 108:25 141:24 sends 52:12 53:9 58:14,14 60:19 61:5 131:20,23 sense 21:11 78:19 110:3 116:3 127:14 sent 28:5 46:17 46:25 48:19 49:1,3 50:1,17 51:7 52:19 58:22 60:25 78:12 89:25 sentence 15:18 33:4 35:14 36:11 37:20 38:19 134:15 134:19 144:23 145:1,11,20 146:6 147:15 147:17 148:3 148:11 separate 53:3 53:18 57:12 98:11,17,25 separately 11:20 53:15 series 76:13 100:3 104:19	set 31:11 92:17 99:18,19,22 139:14 149:11 155:7 sets 72:12 93:16 setting 34:8 37:5 68:22 81:7,15 82:10 92:12,15 several 7:20 108:25 share 12:7 shift 63:9 64:22 65:3,5 127:19 shifted 58:22 shifts 61:3,4 shining 8:10 short 66:21 73:9 125:22 shorter 63:15 63:17 75:1 130:9,9 shortly 140:19 show 51:16 69:8 71:4 80:1 101:12 115:5 136:11 showing 30:10 50:12 83:19 96:1 119:8 137:7 shown 29:22 40:12,15 51:17 64:19 74:12
---	--	--	---

[shown - skill]

81:23,24 90:13 91:2 95:18 97:3 99:19 114:19 124:10 128:2 130:20 136:15 shows 42:8,9 42:12 48:9,9,9 53:14,15 69:11 69:23,24 70:1 71:18 81:5 111:17 116:24 117:4,7,11,20 117:24 118:22 119:16 120:23 133:21,22 137:5,9 138:22 shut 8:9 side 31:5,6 40:4 44:10 91:3 108:15 112:18 sign 156:16 157:5 signal 20:16,21 20:23 21:12,14 21:14,15,17,25 22:2,21 23:1,3 23:4,21,23 24:10 27:10,10 27:11 43:7,15 43:17,20,21,22 44:9,9 45:24 46:16,24 48:19 49:1,3,5,11,15 50:1,8,12,17	51:6,9,24,25 52:1,19 53:1,2 53:12,14,15,17 53:18,22,23 54:3,9 55:13 58:15,17,18,18 58:20,21,22,24 58:25 59:1,5 59:10,14,22 60:11,20,23,23 61:4,5,6,10,11 61:19,24 63:9 63:11,20,21 64:11,21 65:7 65:9,15,23 66:3,7,18,19 74:9 76:6,20 77:13,15,24 84:17,20 85:1 85:6 88:11,18 89:1,4,17,18,23 89:25 90:2,3,4 90:6,8,17,23,25 91:1,4 92:25 93:1 97:19 108:11 114:6 118:5,22 119:1 119:1,9,10,12 119:15,15,17 119:19,20,22 123:3,10,10 135:8,15 137:11 138:18 142:16,22 143:16 148:6	148:11,22 149:3 150:12 signal's 148:1 signaling 101:8 101:17 102:2 102:11,18,25 103:1,10,14 signals 21:3,4 25:9,15 39:24 41:9,14,18,20 42:1 43:2,3 44:3,4,20,20,23 44:23 45:2,8 45:15 48:10 51:2,2 52:9,12 52:15,18 53:7 53:22 54:3,8 54:16,21 55:3 61:23 77:17 79:2 95:19 98:2 100:2,3,4 101:11,13 108:1,3,18 114:6,9,10 119:6 123:14 123:15 138:23 145:2,4,6,10,12 145:18,21,22 146:20,22 147:4,9,11,19 148:16 149:7 149:12,14,18 151:10,20,25 signature 155:24 156:22	156:24,24 157:9 significant 107:9 108:16 signify 41:7 signifying 41:6 similar 26:18 60:5 113:2 126:12 similarly 118:10 simple 57:7 106:23 121:25 simplest 45:20 simply 44:6 66:19 71:13 73:24 132:12 singular 13:7 sit 50:22 situation 103:5 situations 66:1 six 68:19 69:9 70:8 74:6 127:22 size 93:17,17 94:3,9,18,21 139:17 140:4,6 sizes 139:20 140:5,7 skill 32:9 33:7 35:2,6 45:10 49:14 51:9 80:6 115:3 121:9 145:5 146:17 155:15
---	--	--	--

[skilled - strobe]

skilled 34:2,19 51:23 sku 63:18 slight 105:25 slightly 73:13 127:20 small 86:10,18 socket 98:10,11 98:23,25 solid 39:18,22 39:25 40:15,22 solutions 156:7 sorry 7:14 10:10 12:20 19:21 34:16 37:4 46:10 51:22 60:18 62:8 63:2 65:12 68:4 85:18 86:13 87:24 92:13 94:2,5 95:7 96:17 97:11 98:14 103:9,21 105:14 116:13 116:13,13 120:10 136:3 139:4 142:8 144:2,20 147:14 sort 123:2 128:8,22 source 62:1,6 speak 44:13 69:25	speaking 59:10 122:6 special 35:4 specialized 147:13 specific 14:19 34:9 35:4 52:5 64:13 72:2 95:17 96:3 97:17 specifically 22:15 47:4 51:25 59:2 83:22 93:25 95:22 99:25 118:7 146:16 specification 11:7 13:7,8,9 34:11 35:5 36:2,4,18,21 45:18 139:15 139:24 146:25 specified 101:9 specify 94:8,18 94:18 speed 37:3 speeds 55:6 spend 45:18 spoke 136:20 spot 85:9 100:17 ss 155:1 stages 46:22 stand 16:1,4,7	standard 11:9 94:13 103:1 106:12 140:3,6 140:7 141:3 standardized 139:20 standards 93:14 139:9 140:2,2,3,4 standing 15:24 stars 3:14 start 57:8 58:4 66:17,18 85:16 107:21 116:20 120:24 122:25 144:15,16 started 82:25 115:15 starting 24:24 32:20 47:21 129:11 134:18 starts 24:6,7 35:14 134:15 state 60:24 154:2 155:1 156:9,12 statement 15:25 37:17 38:2,4 statements 8:23 states 1:1 2:1 5:8 6:15 134:19	stenographic... 155:11 step 61:4 stepping 56:2 stick 60:1 sticking 128:2 130:19 stipulation 156:21 stop 110:5 stopped 140:20 store 118:8 stored 61:16 64:1,16 83:25 84:3 115:17,22 stores 59:8,12 61:12 64:8 straight 46:10 street 3:6 strike 44:20 54:1 105:16 strobe 17:14 18:22 19:7,18 20:13 22:9,11 22:16,20,21,21 23:1,3,4 26:8 27:2 36:13,13 43:15,17,20,22 44:3,4,20,20,23 44:23 45:2,7 45:15,24 46:2 46:16,24 48:10 48:18 49:1,2,5 49:25 50:8,12 50:17 51:2,6,9
--	--	---	---

[strobe - take]

51:24,25 52:9 52:11,15,18,19 53:7,15,18,22 54:3,21 55:3 55:12 58:15 66:6,14,20,23 84:14,17 89:13 89:17,21,23 90:10,16,18,25 90:25 91:7,9 91:10,12 95:19 100:3 106:13 119:10 138:18 145:2,3,5,10,12 145:18 147:4,9 147:11 148:16 151:10,20,25 strobes 145:19 145:19 structural 21:21,22,25 22:5,6,22 23:5 structure 22:14 23:8 24:17 25:11,15,17,19 25:21,21,25 structured 18:10 subject 8:21 9:12 submitted 12:25 14:1 subscribed 155:20	subsection 33:1 substance 140:24 141:4,5 substantial 105:23 suggest 34:1 80:13 suggested 34:17 suggestion 87:5 suite 3:6,14 summarizing 15:17 sunnyvale 1:14 2:14 6:1 supervision 155:12 supplied 105:22 support 45:11 48:7 49:14 72:7 117:19 145:11,14 supports 46:16 46:24 48:18,25 49:25 50:17 suppose 40:3 80:18 supposed 56:15 sure 8:12 10:23 11:23 13:21 16:6 17:4,6,6 17:22 18:19 19:22 20:8 23:6 29:21	32:17 34:15 35:20 43:5 45:17 47:9,13 48:21,23 51:8 51:13 60:7 68:7 69:10,23 72:18 79:20 89:20 90:2 97:24 107:14 107:21 110:8 120:7 121:17 122:9 126:6 144:1 153:2 suspect 104:9 switching 93:13 sworn 6:6 sync 59:6 synch 60:12 61:10 system 57:8,10 67:14 74:10,12 74:17 78:14 79:19 82:12,12 96:13 98:15,18 100:12 111:21 112:7 114:11 120:20 126:2,7 126:9,9,14,16 126:20 127:1 127:10,11,17 141:12,23 142:3 143:20 144:5,12 148:6 149:23	systems 15:1 98:15 t t 11:10,10 48:8 48:8 141:20,20 158:3,3 t0 129:7 144:16 t10 96:6,9,13 t5 73:13,15 74:19 129:11 130:23 131:12 131:14 133:9 t5.5. 133:11 t6 73:17 74:19 75:8,11,13,20 76:17,21 77:4 77:6,12,14 78:13,14,16,23 79:4 122:17,20 124:5,8,18,21 125:2,4,7,11,12 125:12,15,17 125:19,21,22 125:24 126:5 126:14,19,20 126:21,22 127:1,5,8,17 132:19 133:17 134:1 t6s 124:23 132:22 t9 96:6 take 12:10 16:16 17:7 23:11 35:9
--	---	--	---

[take - think]

36:6 38:24 39:7 45:12 48:14 66:19 70:11 86:16 91:20 109:7,10 109:12,25 110:6 126:18 128:11,16 142:19 144:22 149:21 150:8 taken 2:12 8:14 58:24 107:11 155:7 takes 61:25 62:4 63:5 65:19 86:6,8 109:15 110:1,3 123:9,17,23 talk 39:1,10 58:5 60:2 109:23 120:13 124:6 talked 26:4 50:15 63:25 80:17 84:13 99:10 120:19 141:12 148:7 talking 18:12 21:5 24:11,13 24:16,17 25:20 38:8 45:3 62:21 71:23 74:25 78:4,6,9 78:11 80:18 81:4 85:16	94:2 121:20 126:20 147:15 talks 30:6 38:7 62:16,17 102:13 117:25 taught 15:10 38:12 88:8 104:3 114:14 124:15 teach 15:1 71:13 80:6 115:2 118:11 130:13 132:2,4 132:8 135:1,7 135:14 138:17 138:19,22 teaches 69:5 71:14 81:11 85:4,4 130:17 133:18 teaching 70:11 71:19 72:3 81:15 82:5,7 82:22 96:10 114:4,8 teachings 80:20 81:2 88:5 105:19,21 152:10 technology 15:10 102:14 152:6 ted 7:4 10:2 ted.chandler 3:9 156:2	tell 8:14 64:10 tells 83:5 temperature 108:22 109:3 term 24:10,20 34:10,10 41:12 46:3 51:1 54:23 99:23,24 100:9 146:2,3 146:12,18 147:8 150:11 terminology 43:12 60:14 terms 32:7,14 33:1,5,12,15,20 33:24,25,25 34:4,6,11,18 35:1,3,6 146:25 testified 6:7 testimony 8:23 9:13 15:20,24 16:7 140:13,18 140:24 141:4,5 155:6,9,14 text 114:20 119:4,6 texts 115:1 thank 7:7,12 11:12 20:17 25:13 26:3 29:10 30:16 48:12 49:17 110:17 152:19 152:25	thanks 87:11 theodore 3:5 156:1 thereof 155:19 thing 20:7 21:20 49:4,5 75:19 76:2 120:13 122:25 things 10:21 15:2 21:9 72:6 83:21 84:8 97:25 146:16 think 18:6 19:1 19:12 21:20 22:1,4,5,24 23:12 26:9,11 29:12 31:11,18 34:4,5 41:21 45:9,20 46:9 51:8 56:11 62:13 65:16 69:9 70:5,7,20 71:2 72:5 74:7 75:18 76:2 80:6 82:4 83:11 84:18 85:11 86:17 87:13 90:5 93:22 96:17 99:24 100:13 100:25 105:5 106:11 108:23 109:18 110:3 121:9 122:3 130:15,16
--	---	---	--

[think - transfer]

143:23 146:3,6 146:17 148:13 thinking 21:21 94:5 thought 16:11 47:8 51:18 85:20 104:25 151:2 three 10:8,11 15:19 time 2:15,16 37:21 38:10,13 38:23 43:19 45:19 46:19 48:7,12,22 49:16 54:24 59:8 60:21 61:25 63:7,8 64:23 65:12 66:22 69:2,14 69:14 71:17 73:12 74:3,4 75:2,4,14,21 76:1,16 77:8 78:23 79:12,22 80:3 83:4,12 83:19,20,21,25 84:2 96:12 98:20,22 99:5 100:15 102:6 104:21 106:2 107:8,12 108:19 109:23 110:2,2,6,6 115:14,14,16	115:20,22 116:24 117:11 117:13 118:3,9 122:17,19 123:9,17,20,23 124:4,9,14,18 124:18,20,21 124:23 125:3,5 125:8,11,12,12 125:19,22,25 126:5,13,18 127:1,4,4,8,15 127:18 129:7 129:11,17,23 130:5,23,23 131:6,11,12,14 131:15,22,23 132:12,20,24 133:3,5,9,10,17 133:25 135:12 137:6 140:19 140:22 142:5 142:16 143:6,9 143:12,16 144:9,13,16 152:7 153:3 155:7,8,10 156:10,18,25 157:7 times 75:16 76:14 104:20 109:24 116:21 117:22,25 129:25 132:22	timing 37:22,23 38:15,17 58:22 78:19 84:5 90:24 101:13 108:17,20 109:4 133:20 138:18 141:19 142:10,22,22 143:16 today 7:12 8:15 8:23 9:1,8 10:13 11:23 140:13,24 141:12 151:2 together 18:4 53:4 54:17 88:23 tokuhiro 11:5 13:22 14:16 80:12,15 85:16 86:1,3,5,11,14 86:16,22 87:16 88:6,8,10,16 89:10 91:20 93:3,6,9,11 94:23 95:3,14 95:17,20 96:1 96:3,15,23 97:1 98:20 99:16 100:12 100:14,22 101:9,16,20 102:4,9 103:15 104:15,25 105:9,21 106:6	106:10,18 107:20 tokuhiro's 96:10 102:17 took 90:23 top 42:9,16 74:9 128:9,22 129:2,22 130:22 131:5 133:9 136:1,3 141:19 142:21 143:9 149:4 topic 58:5 total 10:8 towards 35:13 128:9 trace 24:20 traces 25:16 track 39:1 trademark 1:1 2:1 traditional 54:7 transcribed 155:12 transcript 110:16 152:21 152:24 156:6,8 156:10,13,13 156:22 157:2,2 transfer 43:10 51:13 54:14,17 55:8,25 69:6 74:2 107:12 146:4 148:14
--	---	---	---

[transfer - understand]

149:14 transferred 39:23,24 transition 50:23 59:2,3,4 60:22 61:8,9 66:19 transmission 42:13 61:23 102:15 transmit 41:9 43:15 52:8,11 61:24 77:14 148:19,25 149:15 150:13 transmits 41:17,18 transmitted 43:23 44:2,19 44:22 55:12 126:17 145:13 transmitting 42:9 43:14 45:24 101:13 150:21 travel 43:7 44:4 44:7,24 45:4 53:22 54:3,9 61:25 63:10,16 108:12,13 123:10 130:7,9 130:10,12 traveled 40:5 126:22	traveling 44:14 travels 51:10 51:11 52:3,4 62:2 123:21 137:7 138:25 trial 1:2 2:2 triangles 31:5,6 31:11,16 tried 14:12 25:21 32:13 triggering 78:15 tristate 30:18 31:1,21,23 trouble 49:2 true 31:15 154:3 155:13 truth 8:15 try 29:21 34:22 44:15 46:11 trying 17:23 20:1,20 21:4 21:12,24 34:23 43:25 61:18 75:18 76:23 77:23 80:22 81:13 85:8 123:23 132:10 141:8 150:17 tuesday 1:15 2:16 4:4 6:1 110:13 152:21 turn 39:9 135:19	turned 118:18 two 10:9,12,22 14:18 29:16 40:15,25 42:6 53:3 54:16 58:8 62:15 70:14 71:23 72:11 81:5 82:16 88:20 91:13 97:1 108:18 116:21 117:5,5,11 128:6,14 135:25 143:6 144:8 type 66:17 79:1 94:15 104:10 104:22 130:17 u u 11:10 48:8 u.s. 5:6 6:13 uh 12:19 14:17 15:16 21:7 27:5 29:14 34:13 43:13 66:2 75:6 76:7 76:15,18 77:25 78:3 79:5 81:6 82:15,21 87:1 88:17 91:8,11 91:15 98:21 101:19,23 102:23 103:17 105:11 108:7 114:25 122:18	126:15 128:5 129:15 138:13 144:7 147:6 148:9,17,24 151:21 ultimately 151:10,19 unclear 126:19 under 9:9 32:25 149:1,17 154:1,1 155:12 understand 7:16 8:14,17 8:20,21,24 9:8 9:10,11,15,16 9:20 16:12 17:23 18:6 20:20 21:10,13 21:24 23:6 24:16 25:1,13 30:12 32:9 33:15 34:8 40:24 51:9,23 57:6 76:9,23 80:8 81:13,17 82:10,22 85:11 90:3 92:4 100:23 101:15 105:6 108:23 113:23 131:17 131:18,25 145:5,19 146:25 147:8 147:16 150:18 151:17 152:3
--	--	--	---

[understanding - want]

understanding 9:14 13:5 15:6 15:8,10 16:13 22:13 29:3 31:22 32:23 33:5,11 34:20 34:24 36:1,3 37:10,14 41:16 43:25 44:25 45:7 46:1,3,7 46:12 49:2 52:23 54:25 55:5 58:6 65:19 67:6,25 74:21 77:19 80:2 93:6,16 96:24 97:22 100:11 101:5,6 101:25 146:18 147:21 149:5 150:11 152:5 understands 45:10 understood 9:5 13:25 15:7 20:8 25:9 32:8 33:6,19 34:19 48:7,21 65:24 88:9 113:22 121:23 122:13 122:14 united 1:1 2:1 5:8 6:15 universally 99:5	unlabeled 90:15 unpack 19:13 unusual 33:18 upper 88:25 112:15 113:4 113:10 129:20 130:4,6,11 131:3 133:14 usage 33:25 102:12 116:9 150:15 use 21:16 22:8 35:7 42:8,9 47:11,12 67:12 81:22 82:7 102:11 136:22 145:18 147:2 150:17,19,25 used 18:18 21:17 22:3,3 32:14 33:1,20 41:23 43:22 55:3,15 58:17 64:4 84:4 118:3 useful 10:20 uses 21:19 36:3 51:1 64:9,10 101:16 using 24:9 25:24,25 37:21 64:16 66:23 80:7 81:22 93:8 101:7	102:2,18 103:5 103:14 105:18 122:2	73:21 108:20 117:9 127:21 129:19
		v	view 33:7 voltage 108:22 vs 1:6 2:6 156:4 158:1
		vague 55:20 valid 43:18 52:5 54:12 84:18,21 85:10 137:8 validate 43:22 value 27:12 60:24 61:3,6 64:8,10,16 82:14 115:13 137:9 149:17 values 92:13,16 104:25 141:20 various 141:20 143:1 vary 82:11 117:11,12 125:12 varying 11:23 104:16 venn 29:13 verify 55:13 65:18 veritext 156:7,9 156:11,20 version 42:12 47:12 86:17 90:12,17 122:12,13 versus 13:19 34:10 63:20	w
			w 3:5 82:3 156:1 waived 156:24 156:24 waiving 156:21 want 14:21 16:16 17:7 23:6 29:20 32:17 34:15 49:22 56:12 60:12 73:24 76:10,17 77:22 79:20 85:10 86:13 87:8 88:21 89:20 90:2 94:23,25 95:6 98:4 99:2 103:21 104:13 107:5,14 110:5 113:16 120:8 120:13 121:17 122:1,23,25 124:4,9,20 126:4 127:19 128:14 131:2,9 134:8 137:23 142:18 144:2

[wanted - write]

wanted 20:8,17 20:18 39:9 82:22 94:11 wants 150:19 wave 24:13 25:10 way 15:1 18:11 27:23 34:9,22 36:22 41:11 43:24 49:7 53:10 54:25 55:15 69:4 70:5 80:8 82:6 84:23 86:6 93:3,9,11,12 95:17,18 96:3 99:6 104:14 115:23 146:21 146:23 147:16 151:25 155:18 ways 62:15 65:8,17 93:10 we've 18:12 38:25 42:5 45:6 50:15 53:23 78:11 79:6 80:18 103:16 wedig 1:12 2:12 4:7 5:2,6 6:5,12 7:12 8:15 9:1,21 39:7 62:13 68:11 95:12 111:10,24	140:13 154:13 156:5 158:2 week 110:13 welcome 113:21 went 10:9 whereof 155:20 whichever 134:5 white 111:20 willing 100:6 window 8:10 84:18,21 106:24 wire 24:4,5,10 24:13,20 wires 25:2,16 98:5 witness 4:6,12 6:6 12:15 14:10,21 15:5 16:11 26:16 28:15 31:9 33:22 36:1 40:2,10,14 43:5 46:7 50:5 52:3,11,23 54:6,11 55:20 57:21 59:24 65:12 66:12,15 67:11 68:3 69:4,22 70:18 71:12 72:1,15 74:24 75:13,25 77:1 78:18	79:10 85:3 88:21 89:15 93:21 94:17 95:7,10 97:10 98:14 99:2 103:21,25 106:22 107:19 109:12,18 111:15 112:5 112:10 114:8 114:19 115:10 116:13 117:19 118:18 120:19 123:8 124:25 125:15 127:7 130:3 132:10 135:11,18 136:20 137:5 138:22 140:1,9 140:16 141:1,2 141:9,10,15 142:1 144:2,15 146:2 147:23 155:8,9,20 156:13,16 157:2,5 158:24 wl 82:3 word 83:2 100:1 134:14 142:12 145:3,7 145:14,19 150:15,19,22 wording 35:4 145:14,20 150:22	words 33:24 61:19 74:20,21 83:1,16,17,22 87:10 116:18 116:20 124:22 129:21 143:15 147:18 work 15:1 18:4 54:11 76:8 87:13 124:23 140:25 worked 15:8 16:14 working 54:16 54:16 works 15:9 53:4 76:24 write 5:17 17:19 18:8,14 18:14,16,19,21 19:2,3 26:5,7,8 26:10,22,25 27:1,8,8 36:13 42:14,19 56:6 56:22,24 58:1 58:9,12 60:1,3 60:6,7,9 64:12 64:18,19 69:24 70:2,3 72:20 78:5,8,8 100:2 101:24 111:3 113:17,25 114:3,9,14,21 118:10,14 136:1,4,9,13,15
--	--	---	---

[write - zoom]

136:22,24	year 14:5 15:7
137:10 149:7	z
149:10	zoom 1:13 2:13
wrong 22:2	
150:14	
x	
x 4:1 157:1	
y	
yeah 12:16	
15:5 21:20	
24:4,16,19	
25:13 26:18	
27:10 28:2,9	
31:13 36:5	
41:24,24 48:12	
49:3 50:14,21	
56:14 57:7	
65:16 70:1	
74:24 75:13	
77:1 78:20,23	
79:15 84:19	
86:15 87:11	
88:5 89:19	
94:17 96:10,11	
96:17 97:9	
100:15,20	
103:23 105:14	
105:17 106:14	
106:22,22,23	
107:23 109:9	
109:25 120:22	
126:8 134:14	
144:15 147:23	

Federal Rules of Civil Procedure

Rule 30

(e) Review By the Witness; Changes.

(1) Review; Statement of Changes. On request by the deponent or a party before the deposition is completed, the deponent must be allowed 30 days after being notified by the officer that the transcript or recording is available in which:

(A) to review the transcript or recording; and

(B) if there are changes in form or substance, to sign a statement listing the changes and the reasons for making them.

(2) Changes Indicated in the Officer's Certificate.

The officer must note in the certificate prescribed by Rule 30(f)(1) whether a review was requested and, if so, must attach any changes the deponent makes during the 30-day period.

DISCLAIMER: THE FOREGOING FEDERAL PROCEDURE RULES ARE PROVIDED FOR INFORMATIONAL PURPOSES ONLY.

THE ABOVE RULES ARE CURRENT AS OF APRIL 1, 2019. PLEASE REFER TO THE APPLICABLE FEDERAL RULES OF CIVIL PROCEDURE FOR UP-TO-DATE INFORMATION.

VERITEXT LEGAL SOLUTIONS

COMPANY CERTIFICATE AND DISCLOSURE STATEMENT

Veritext Legal Solutions represents that the foregoing transcript is a true, correct and complete transcript of the colloquies, questions and answers as submitted by the court reporter. Veritext Legal Solutions further represents that the attached exhibits, if any, are true, correct and complete documents as submitted by the court reporter and/or attorneys in relation to this deposition and that the documents were processed in accordance with our litigation support and production standards.

Veritext Legal Solutions is committed to maintaining the confidentiality of client and witness information, in accordance with the regulations promulgated under the Health Insurance Portability and Accountability Act (HIPAA), as amended with respect to protected health information and the Gramm-Leach-Bliley Act, as amended, with respect to Personally Identifiable Information (PII). Physical transcripts and exhibits are managed under strict facility and personnel access controls. Electronic files of documents are stored in encrypted form and are transmitted in an encrypted

fashion to authenticated parties who are permitted to access the material. Our data is hosted in a Tier 4 SSAE 16 certified facility.

Veritext Legal Solutions complies with all federal and State regulations with respect to the provision of court reporting services, and maintains its neutrality and independence regardless of relationship or the financial outcome of any litigation. Veritext requires adherence to the foregoing professional and ethical standards from all of its subcontractors in their independent contractor agreements.

Inquiries about Veritext Legal Solutions' confidentiality and security policies and practices should be directed to Veritext's Client Services Associates indicated on the cover of this document or at www.veritext.com.