




ATI Corporate Presentation

AMD1044_0051184

ATI Ex. 2024
IPR2023-00922
Page 1 of 11

Block Logic Design and Timing

Block	Percent Feature Complete	Forecast Feature Complete	Emulator Complete	Directed Tests Written	Synthesis W/C		TNS (ns)
					SCLK (2.5ns)	MCLK (2ns) PIXCLK (2.5ns) BCLK (14.1ns)	
MC/MH	95% / 95%	9/23 - 9/16	N/A	10%	MC: 4.46; MH: 4.72	MCLK: 2.39	55 / 643
RB/RC	85% / 95%	9/30	95%	54%	RB: 8.2; RC: 2.5		16689 / 0
SXSQ			99%	88%	SX: 2.74; SQ: 2.5		0 / 0
SP	100%	9/16	97%		SP: 2.5		0
TP/TC	97% / 95%	9/16	92%	18%	TP: 2.55; TC: 2.5		0 / 0
CG/CGM/ROM	100%	9/16	N/A	2%	CG: 2.5; CGM: 2.5; DBG: 2.5		0
PA	100%	9/16	100%	35%	PA: 2.69		110
VGT	100%	9/16	100%	59%	VGT: 2.75		33
SC	90%	9/16	95%	61%	SC: 2.73		140
RBBM	95%	9/16	N/A		RBBM: 2.95		95
CP	95%	9/16	90%	90%	CP: 2.85		439
Display - DCP	100%	9/16	90%	65%	Display: 11	PIXCLK: 2.5	8207
Display - LB	100%	9/16	100%	65%			
Display - SCL	70%	9/20	85%	65%			
Display - CRTIC	100%	9/16	80%	65%			
Display - DISFOUT	95%	9/16	65%	65%			
Display - TVOUT	100%	9/16	30%	0%			
VGA	100%	9/16	99%	85%			
VIP	100%	9/16	100%	100%			
BIF	100%	9/16	90%	15%	BIF: 4.47	BCLK: 14.1	228
IDCT	100%	9/16	97%	97%	IDCT: 4.23		2898

2


CONFIDENTIAL
5/2/2017

ATI Corporate Presentation

AMD1044_0051185

ATI Ex. 2024
IPR2023-00922
Page 2 of 11

Block Level Test



3


CONFIDENTIAL
5/2/2017

ATI Corporate Presentation

AMD1044_0051186

ATI Ex. 2024
IPR2023-00922
Page 3 of 11

Block Level Test



4

CONFIDENTIAL
5/2/2017

ATI Corporate Presentation

AMD1044_0051187

ATI Ex. 2024
IPR2023-00922
Page 4 of 11

Synthesis & Physical Design

- **Hardware Emulation**
 - Initial IKOS compilation has begun to attempt R400 fit into a V15M
- **Synthesis continuing ...**
 - Blocks focusing on feature complete, not timing
 - Some blocks have made significant progress
 - Working top level interconnect issues
 - Working synthesis interface into physical design
- **Physical design**
 - Working group inter-relationships SiV<>Marlboro
 - Meeting often to synchronize teams
 - Physical Design web page under construction
- **Floorplan**
 - Initial padout done, needs to be reviewed
 - Initial netlist successfully read into SPC
 - Generated floorplan from SPC (no I/O constraint)

5


CONFIDENTIAL
5/2/2017

First R400 Floorplan - Silicon Perspectives (no I/O constraints)



6

CONFIDENTIAL
5/2/2017



ATI Corporate Presentation

AMD1044_0051189

ATI Ex. 2024
IPR2023-00922
Page 6 of 11

Software Status (2D / MM)

- **Display Driver**

- BIOS: Design scope nearly complete, significant work identified, detailed plan is available
- CAIL: Design scope completed, ~15% implemented
- DAL/GXO: Design scope completed, significant work identified, work underway
- CMM/QS: Design scope completed, ~5% implemented
- 2D/NTx: Design scope completed, ~10% implemented
- 2D/9x: Design scope completed, ~5% implemented

- **Multimedia**

- Staffing and re-org complete; development work in progress.
- Schedule complete; under review.
- Design specs partially complete.
- MRD review meeting scheduled on Thursday.

7
CONFIDENTIAL
5/2/2017

Software Status (3D)

- **D3D**

- BLT ~80% implemented
- Abstract state, state cache, surface create and drawing functions ~60% implemented
- Z/Stencil/Color ~50% implemented
- Texture ~40% implemented
- AA / HOS not yet begun

- **OpenGL**

- Multiple texture and texture state 80% complete
- IL to R400 binary translator 100% complete
- Z, stencil and alpha operations complete
- Vertex and fragment shaders complete

- **Compiler**

- Compiler integrated with SSM and D3D Driver 100%
- Triangle through compiler on emulator 100%

8

CONFIDENTIAL
5/2/2017

R400 Area Summary

R400 Area Estimate (6.13)										
Block	Pre Route Logic Area	Utilization	Post Route Logic Unit Area	Macro Area	Total Unit Area	R400 Qty	R400 Total	RV400 Qty	RV400 Total	
RIP (Bus Interface)	1,498,889	0.70	2,126,956	0	2,126,956	1	2,126,956	1.00	2,126,956	1%
DC (Display Controller)	2,877,805	0.70	3,826,425	1,770,248	5,596,673	1	5,596,673	1.00	5,596,673	4%
VIP (Video In Port)	519,380	0.70	740,537	47,842	788,419	1	788,419	1.00	788,419	1%
CG (Clock Gen)	340,700	0.70	469,714	234,008	710,714	1	710,714	1.00	710,714	0%
ROM (ROM and debug controller)	199,184	0.70	275,853	0	275,853	1	275,853	1.00	275,853	0%
TSTC (Test Controller)	9,600	0.70	13,714	0	13,714	1	13,714	1.00	13,714	1%
CP (Control Processor)	3,369,630	0.70	4,603,484	1,407,541	6,308,625	1	6,308,625	1.00	6,308,625	4%
RBMM (Register Backbone Manager)	221,702	0.70	318,717	0	318,717	1	318,717	1.00	318,717	0%
MH (Memory Hub)	3,183,174	0.70	4,661,977	976,232	5,239,309	1	5,239,309	0.75	3,927,682	3%
IDCT	847,452	0.70	1,210,646	84,403	1,295,049	1	1,295,049	1.00	1,295,049	1%
VDT (Vertex Group and Transform)	916,800	0.70	1,167,129	331,683	1,498,812	1	1,498,812	1.00	1,498,812	1%
PA (Viewport Norm Clip and Setup)	2,270,773	0.70	4,264,363	580,018	4,844,381	1	4,844,381	1.00	4,844,381	3%
SC (Scan Converter)	3,668,952	0.70	5,069,074	568,187	5,637,261	1	5,637,261	0.60	3,382,357	6%
SP (Shader Pipe)	3,082,400	0.70	5,103,425	3,610,708	8,714,133	4	34,856,532	2.00	16,034,276	21%
SQ (Scheduler)	1,178,594	0.70	1,603,932	2,380,648	4,084,580	1	4,084,580	1.00	4,084,580	3%
TP (Texture Pipe)	2,110,279	0.70	3,157,541	981,432	3,838,973	4	15,355,891	2.00	7,677,945	10%
TC (Texture Cache)	12,014,218	0.70	16,951,789	6,322,011	23,013,761	1	23,013,761	0.90	14,944,261	15%
RS (Raster Scheduler)	3,094,000	0.70	5,120,000	1,258,000	6,378,000	4	25,512,000	2.00	12,706,000	16%
RC (Raster Control)	40,000	0.70	57,143	220,000	277,143	1	277,143	1.00	277,143	0%
SX (Shader Export)	524,238	0.70	743,897	1,516,000	2,259,897	2	4,511,794	1.00	2,259,897	3%
MC (Memory Controller)	243,812	0.70	375,100	428,751	803,851	4	3,215,404	2.00	2,409,884	3%
Analogs										
Total Core (um²)							157,108,574		102,178,848	
Current Pad separation (um)				80						
Current Pad height (um)				35						
Scribe				0.18						
Core m/m/side							12.63		10.11	
Total m/m/side							53.98		16.98	
RV450 in 0.09 (estimated)										
Core m/m/side									8.15	
Total m/m/side									9.07	

9

CONFIDENTIAL
5/2/2017

ATI Corporate Presentation

AMD1044_0051192

ATI Ex. 2024
IPR2023-00922
Page 9 of 11

R400 Risks / Issues Summary

- **R400 Technology**
 - Proceeding with TSMC 0.13 Low-K; need to continue to monitor status
- **Chip Integration**
 - Virage STAR compiler - functional compiler delivery late
 - Impacting completeness of next netlist release
 - Chip level simulation environment stabilizing - impacting debug of non-GC blocks
- **Physical Design**
 - Resource rollovers from RV350 to R400
 - Logic Design netlist delivery to the Physical team
 - New flow will be a risk; only partially exercised on RV350
- **Software**
 - Compiler progressing (slower than planned)
 - Software MRD reviews completing; need review of integrated SW schedules
- **Overall**
 - Debug progressing slowly in some areas
 - February tapeout target.

10

CONFIDENTIAL
5/2/2017

R400 Program Schedule

Task	Plan	Actual	Forecast
Emulator Test template Complete	01-18-02	01-18-02	
GC Emulator integration – 1 triangle	02-22-02	02-21-02	
Core Emulator pixel / shader tests run	03-15-02	03-19-02	
Block Testing Begins	04-16-02	05-01-02	
GC/Chip Integration Start	05-17-02	05-15-02	
Simulate 1 Triangle / Emulator ready for SW	06-15-02	07-01-02	
First Syntheses	07-12-02	08-03-03	
Verilog Feature Complete	09-16-02		09-30-02
IKOS Emulation start	10-11-02		10-11-02
Begin early block delivery	11-08-02		11-15-02
IKOS Emulation (w/ Software) begins	11-11-02		11-11-02
RTL Freeze / Final Netlist (Gate level ECO only)	11-15-02		11-30-02
A11 Base Layers Tapeout	01-10-03		02-28-03
A11 Metal Layers Tapeout	01-24-03	03-14-03	
First Samples for Engineering			05-23-03
A12 Tapeout		06-28-03	
A12 Samples for Engineering			07-26-03
R400 Customer Samples			08-02-03
Product Delivery			09-02-03

11

CONFIDENTIAL
5/2/2017

ATI Corporate Presentation

AMD1044_0051194

ATI Ex. 2024
IPR2023-00922
Page 11 of 11