

LATHAM & WATKINS CH



3 9075 00117 6152

Semiconductor Manufacturing Technology



Michael Quirk
Julian Serda

For more information about this book
or any of Prentice Hall's other new
technology titles, visit our website at
<http://www.prenhall.com>

Semiconductor Manufacturing Technology

This book is written for students in two- and four-year technology programs at community colleges and universities. Chapters are organized around the broad technologies applicable to semiconductor manufacturing.

Chapters 1 to 8 present fundamental technical information relevant to semiconductor manufacturing. Chapter 9 presents a process model overview with a general flowchart that links the major areas in wafer fabrication. Chapters 10 to 19 cover each of the major processes. Each process chapter concludes with a summary of quality measures and troubleshooting issues to provide the student with practical challenges encountered during wafer fabrication. Chapter 20 provides an overview of the back-end process for IC assembly and packaging.

Academic and industry reviewers have applauded this book as the most comprehensive and up-to-date text currently available in the market.

Prentice
Hall



SEMICONDUCTOR MANUFACTURING TECHNOLOGY

MICHAEL QUIRK

STAKTEK CORPORATION

JULIAN SERDA

ADVANCED MICRO DEVICES



Upper Saddle River, New Jersey
Columbus, Ohio

Library of Congress Cataloging-in-Publication Data

Quirk, Michael

Semiconductor manufacturing technology / Michael Quirk, Julian Serda.

p. cm.

ISBN 0-13-081520-9

1. Electronic industries. 2. Semiconductors—Design and construction. I. Serda, Julian.
II. Title.

TK7836.Q27 2001

00-041653

Vice President and Publisher: Dave Garza

Editor in Chief: Stephen Helba

Assistant Vice President and Publisher: Charles E. Stewart, Jr.

Production Editor: Alexandrina Benedicto Wolf

Production Coordination: Lithokraft II

Design Coordinator: Robin G. Chukes

Cover Designer: Linda Fares

Cover Image: John Foxx

Production Manager: Matthew Ottenweller

Marketing Manager: Barbara Rose

This book was set in Times Roman by Lithokraft II. It was printed and bound by R. R. Donnelley & Sons Company. The cover was printed by Phoenix Color Corp.

Copyright © 2001 by Prentice-Hall, Inc., Upper Saddle River, New Jersey 07458. All rights reserved. Printed in the United States of America. This publication is protected by Copyright and permission should be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. For information regarding permission(s), write to: Rights and Permissions Department.



10 9 8 7 6 5 4 3 2
ISBN 0-13-081520-9

CHAPTER 9

IC FABRICATION PROCESS OVERVIEW

The typical IC wafer fab process may take as many as six to eight weeks and involve 350 or more process steps to complete the full manufacturing flow. The complexity of this process can be overwhelming.

Recall that most semiconductor processing occurs in the top few microns of a silicon wafer. This activity corresponds to the first part (front end) of the manufacturing

process flow. All materials on top of the silicon are part of the layering strategy needed to interconnect the many devices on the chip. To add multiple metal and insulating layers, the process flow requires the wafer to cycle through the different process steps. Once you understand the process, you will realize that only a few process areas are used many times over to fabricate a high-performance microchip.

OBJECTIVES

After studying the material in this chapter, you will be able to:

1. Draw a diagram showing how a typical wafer flows in a sub-micron CMOS IC fab.
2. Give an overview of the six major process areas and the sort/test area in the wafer fab.
3. Describe the primary purpose of each of the 14 CMOS manufacturing steps.
4. Discuss the key process and equipment used in each CMOS manufacturing step.

INTRODUCTION

This chapter describes a simple manufacturing process for producing 0.18- μm CMOS integrated circuits on a silicon wafer. This is presented to help the reader gain a better understanding and appreciation for semiconductor manufacturing. Specific details about each process step is provided later in this text in the process chapters.

An overview of the entire wafer fab process is first presented, with a model that depicts how wafers repeatedly cycle through a few major process areas. This explanation simplifies the concept of keeping wafer flow to a manageable level in a fab. Recognize that when changes are made to the process, such as parameter or tool changes, the results of the change may not be known until many days or weeks later during wafer test at the end of the process. This fabrication complexity makes it important for each process area to flawlessly perform its tasks by meeting the defined quality measures at each step.

CMOS PROCESS FLOW

IC manufacturing is a complicated sequence of chemical and physical operations that are performed on a silicon wafer. Simply stated, the operations fall into four basic categories: layering, patterning, etching, and doping. Figure 9.1 on page 200 illustrates how complex the process can be even for manufacturing a single MOS transistor.

Since CMOS technology is the most popular of the process families, we have chosen it as an example to describe wafer process flow. The specific example is that of a 0.18 μm CMOS integrated circuit process flow. And, since this is an overview of IC manufacturing, you will be introduced to a variety of terms and concepts, which will be further explained in subsequent chapters. As you study this chapter, keep in mind the manufacturing area where specific process operations are being performed. Note the purpose of each operation, the type of equipment and materials that are used, and the quality measures that are followed to determine the integrity of the process at each step.




FIGURE 9.1 Major Fabrication Steps in MOS Process Flow
(Used with permission from Advanced Micro Devices)

Overview of Areas in a Wafer Fab

ICs are manufactured in a wafer fab. As shown in Figure 9.2, wafer fabs are generally divided into six distinct production areas: diffusion (which includes oxidation, film deposition, and doping processes), photolithography, etch, thin films, ion implant, and polish. These six major production areas and their related process and metrology tools are all housed in the ultraclean cleanrooms of the wafer fab. The polish area is a new addition to semiconductor manufacturing for high-performance ICs and is gaining popularity in the industry. Although located near the wafer fab, the test/sort area for testing individual die on the wafer is not housed in the same cleanroom environment as the other areas of the fab. Assembly and packaging plants are generally located in other facilities, perhaps even in other countries.

Diffusion ■ The *diffusion* bay is recognized as the area where high-temperature processing and film depositions are performed. The primary tools in the diffusion area are a *high-temperature diffusion furnace* and a *wet cleaning station*. High-temperature diffusion furnaces (see Figure 9.3) can operate at temperatures near 1200°C and are configured to run a variety of processes, including oxidation, diffusion, deposition, anneals, and alloys. These processes will be covered in detail in later chapters. Wet cleaning stations are the secondary tools used in the diffusion area. Wafers must be cleaned thoroughly to remove contamination and native-grown oxide on the surface before inserting the wafers into the furnaces.




FIGURE 9.2 Model of Typical Wafer Flow in a Sub-Micron CMOS IC Fab
(Used with permission from Advanced Micro Devices)

Photolithography ■ The *photolithography* bay is recognizably different than the other areas in the fab due to the yellow fluorescent tubes that light up this production bay. The purpose of photolithography is to photograph the image of a circuit pattern onto the photoresist that coats the wafer surface. Photoresist is a light-sensitive chemical that captures the image of a mask pattern resulting from exposure to ultraviolet (UV) light. Photoresist is sensitive to certain wavelengths of light, such as UV and white light, but the wavelengths of yellow light do not affect it.

The *coater/developer track* is a cluster tool used to perform many of the operations in photolithography. This tool primes the wafer, coats it with photoresist, spins the wafer to smooth out the photoresist, bakes the wafer, and uses robotics to transfer the resist-coated wafer to the alignment and exposure tool. The purpose of the *stepper* is to align the wafer to an array of die patterns etched on a chrome-coated quartz reticle. When properly aligned and focused, the stepper exposes a small area of the wafer, then steps to the next field and repeats the process until the entire wafer surface has been exposed to the die patterns on the reticle (see Figure 9.4 on page 202). When completed, the wafer returns to the coater/developer tracks where the resist is developed, then the wafer is rinsed and baked again.




FIGURE 9.3 Simplified Schematic of a High-Temperature Furnace



Photolithography Bay in a Sub-Micron Fab
(Photo courtesy of Advanced Micro Devices)

Referring once again to Figure 9.2 on page 201, photolithography is shown to be at the center of the wafer fab. This position is due to the fact that wafers flow into photolithography from all other areas of the fab. Contamination control is especially important here because particles or defects can become imbedded in or on the resist films during the photographic process. A defect in the photographic mask or reticle or a particle on the stepper can be photographed onto all wafers that are processed with these tools.

To reduce contamination, open containers of chemicals are prohibited from being used in this area. Thus, cleaning stations and photoresist strippers are usually located in other areas of the fab other than photolithography. Note that in Figure 9.2 on page 201, wafers flow from photolithography into only two other areas: etch and ion implant. Consequently, there are only three production areas where photoresist-coated wafers can be found—photo, etch, and ion implant.




FIGURE 9.4 Simplified Schematic of a Photolithography Processing Module

Etch ■ The *etch* process creates a permanent pattern on the wafer in areas not protected by the photoresist pattern. The most common tools in the etch bay are the *plasma etcher*, the *plasma resist stripper*, and the wet cleaning station. Today most etching steps are done with dry plasma etchers (see Figure 9.5), although some wet etch processes are still in use. The plasma etchers are tools that use radio frequency (RF) energy to ionize gas molecules inside a vacuum chamber. The plasma is the glow given off by the electrically-excited gases. The gases react with the top layer of material on the wafer. After the etch process, another plasma system, called the plasma stripper, uses ionized oxygen to remove the photoresist from the wafer. This step is followed by thoroughly cleaning the wafers with a combination of chemicals.




FIGURE 9.5 Simplified Schematic of a Dry Plasma Etcher

Ion Implant ■ The *ion implanter* is the most popular tool for doping wafers in a sub-micron process. Gases carrying the desired dopant, e.g., arsenic (As), phosphorus (P), and boron (B), are ionized inside the implanter (see Figure 9.6). High voltages and magnetic fields are used to control and accelerate the ions. The high energy of the dopants penetrates through the surface of the resist-coated wafer. After implantation is completed, the photoresist is stripped off and the wafer is thoroughly cleaned.




FIGURE 9.6 Simplified Schematic of an Ion Implanter

Thin Films ■ The *thin films* bay is primarily responsible for depositing dielectric and metal layers during different steps of the manufacturing process. The processes in thin films operate at lower temperatures than the furnaces in the diffusion area. There are many diverse tools in this area. All thin film deposition equipment operates under low to medium vacuum conditions (see Figure 9.7 on page 204), including chemical vapor deposition (CVD) and metal sputtering tools (PVD, or physical vapor deposition). Other tools used in this area may include the spin-on-glass (SOG) system,




FIGURE 9.7 Simplified Schematics of a CVD Cluster Tool and Process Chamber

rapid thermal processor (RTP) system, and wet cleaning station. The SOG is used to fill in low areas of the wafer for the purpose of planarizing (smoothing) the surface of the wafer. RTAs are used to anneal ion implant damage of the silicon substrate and for metal alloy processing steps.

Polish ■ The purpose of the CMP (*chemical mechanical planarization*) process is to planarize the top surface of the wafer by lowering the high topography to be level with the lower surface areas of the wafer. CMP minimizes uneven wafer surfaces that make further processing difficult. The polisher is the primary tool in the CMP area, and this process is also referred to as *polish*. CMP uses a combination of chemical etching and mechanical abrading to remove a desired amount of the upper layer of the wafer. Other tools that support CMP include *wafer scrubbers*, cleaning stations, and metrology tools.



Polish Area in a Sub-Micron Wafer Fab
(Photo courtesy of Advanced Micro Devices)



Thin Film Metallization Work Bay
(Photo courtesy of Advanced Micro Devices)

CMOS MANUFACTURING STEPS

The remainder of this chapter focuses on the manufacturing steps that a wafer follows in a typical CMOS process. Although there are some operations in the process flow that can be performed in batches of wafers at one time, this process flow describes the manufacturing of a single wafer. For further simplification, this process describes the production of only a microscopic area of a single CMOS inverter consisting of two transistors—nMOS and pMOS. Cross-sectional views of the product will be provided for each major operation.

The CMOS manufacturing steps to be described are:

1. Twin Well Process
2. Shallow Trench Isolation Process
3. Poly Gate Structure Process
4. Lightly Doped Drain (LDD) Implant Processes
5. Sidewall Spacer Formation
6. Source/Drain (S/D) Implant Processes
7. Contact Formation
8. Local Interconnect Processes
9. Via-1 and Plug-1 Formation
10. Metal-1 Interconnect Formation
11. Via-2 and Plug-2 Formation
12. Metal-2 Interconnect Formation
13. Metal-3 to Pad Etch and Alloy
14. Parametric Testing

1. Twin Well Process

The first step in some CMOS wafer fabrication processes is to define the active regions of the MOSFETs. Many of today's sub-quarter micron processes use a *twin-well* (also referred to as *twin-tub*) approach to define the active regions of the nMOS and pMOS transistors. A twin-well consists of a p-well and an n-well, with each well requiring at least three to five major processing steps to fabricate. A *retrograde implant* technique is used to obtain optimum electrical characteristics for the FETs. This technique starts with a high-energy, high-dose implant that penetrates approximately 1 μm into the epilayer. Subsequent well implants are done at the same active site with a progressive

decrease in energy, junction depth, and dose of dopant material such as phosphorus or boron (measured in atoms/cm²). The results help set the threshold operating voltage for the FETs as well as prevent common CMOS problems, such as *latchup* and other reliability issues. Figure 9.8 and Figure 9.9 illustrate, respectively, the major steps required in the formation of the n-well and p-well.

n-well Formation ■ The five major steps in n-well formation are described below in the following process and illustrated in Figure 9.8.

Description of Five Major Steps in n-well Formation

Process Step	Description
1. Epitaxial Growth	The silicon wafer, having already a thin layer of <i>epitaxial</i> silicon (epilayer), arrives in the diffusion bay. The epilayer has the exact crystal structure as the substrate, except with improved purity and fewer crystal defects. The epilayer has already been lightly doped with p-type dopant (boron).
2. Initial Oxide Growth	In diffusion the wafer is cleaned in a series of chemical baths to remove particles, organic and inorganic contamination, and <i>native oxide</i> growth (natural silicon dioxide growth) from the wafers. After the wafer is rinsed and dried, the wafer is placed in a high temperature (~1000 °C) furnace process chamber. Oxygen is flowed into the process chamber to react with silicon to grow approximately 150 Å of oxide. This initial oxide serves several functions: (1) it protects the top surface of the epi silicon from contamination, (2) it prevents excessive damage to the silicon during implantation, and (3) as a screen oxide, it helps control the depth of the dopants during implantation.
3. 1st Mask, n-well Implant	In photolithography the wafer undergoes a series of process steps in the coater/developer track tool. The "tracks," as commonly referred to, prime the top surface of the wafer, coat the wafer with photoresist (liquid photographic film), spin the wafer, and bake the wafer. An internal automatic wafer-handling system transfers the wafer between process stations within the tracks. Another wafer handler removes resist-coated wafers, one at a time, and transfers them to the <i>alignment-and-exposure system</i> (an extremely complex and precise camera). The alignment-and-exposure system photographs the image of a specific mask layer directly onto the resist-coated wafer. In this case, the mask layer defines the areas of the product that are to be implanted in order to form the n-wells for the pMOS transistors. The exposed wafer is then transferred back to the tracks, where the image first appears when the wafer is sprayed with the chemical developer. The developed wafer undergoes another bake step and is inspected before being transferred to the ion implant bay. The printed pattern is inspected for proper <i>linewidths</i> , called <i>critical dimensions (CD)</i> . In the event of a major defect, the photoresist can be stripped off and the wafer can then be reworked. Photolithography is the only area in the fab where a wafer can be easily reworked.
4. n-well Implant (High energy)	The patterned wafer arrives in the ion implant bay. The photoresist pattern covers specific areas of the wafer that are to be protected from ion implantation. Windows, or openings, in the photoresist allow high-energy positive dopant ions to penetrate into the upper surface of the epilayer (~1 µm <i>junction depth</i>). In this case, phosphorus is the desired dopant. The <i>ion implanter</i> is the main process tool in this bay. Its purpose is to ionize dopant atoms, accelerate them with high voltage (~200 KeV), select the most appropriate dopant species to implant, focus the ions into a narrow beam, and, finally, scan the wafer to provide uniform doping across all unprotected areas of the wafer. At this point the dopant ions penetrate the crystal lattice of the silicon causing damage to the covalent atomic structure. This damage will be repaired later in a diffusion and annealing step. <i>Note:</i> After each ion implant operation, an oxygen-plasma reactor tool strips the photoresist off each implanted wafer. The wafer is then cleaned by a wet chemical process to remove residual photoresist and polymers created by the plasma process. This note applies to all subsequent implant operations but will be listed only this one time.
5. Anneal	The implanted wafer is transferred to diffusion where the wafer is cleaned before being inserted into an <i>anneal</i> furnace. Four things occur as a result of this anneal process. (1) A new barrier oxide layer is grown over the bare silicon. (2) The higher temperatures cause the movement of dopants further into the silicon (called <i>diffusion</i>). (3) The implant damage is repaired. (4) The bonds between the dopant atoms and the silicon atoms are activated, making the dopant atoms a part of the crystal lattice structure (electrical activation).

FIGURE 9.8

p-well process

Description

1.

2.

3.

FIGURE 9.9

2. Si

Shallow trench isolation (locality, Si, low, page 1)




FIGURE 9.8 n-well Formation

p-well Formation ■ The three major steps in p-well formation are described in the following process and illustrated in Figure 9.9.

Description of Three Major Steps in p-well Formation

Process Step	Description
1. 2nd Mask, p-well Implant	The photolithography steps for the p-well implant mask are exactly the same as for the first mask. The only difference is the mask is the direct opposite of the n-well implant mask. Compare Figure 9.8 and Figure 9.9 to see the differences.
2. p-well Implant (High energy)	The retrograde p-well implant energy levels are considerably lower than the n-well. This condition is due to the difference in the masses of the elements being implanted. Comparing the atomic mass unit (amu) of boron (~11) to phosphorus (~31), boron is about one-third the mass of phosphorus. Thus, the energy needed to implant boron should only require about one-third of that used to implant phosphorus to the same junction depth.
3. Anneal	This anneal step is basically the same as the first annealing step.




FIGURE 9.9 P-well Formation

2. Shallow Trench Isolation Process

Shallow trench isolation (STI) is an alternative method for creating isolation regions between active transistor areas on a substrate.¹ This method is especially useful in the manufacturing of quarter-micron devices. The preferred isolation technique up until the late 1990s had been the LOCOS (local oxidation of silicon) technique that was instituted in the early 1970s.² Despite its complexity, STI is gaining in popularity with ULSI chip manufacturing. STI formation is explained as follows in three major steps: trench etch (see Figure 9.10 on page 208), oxide fill (see Figure 9.11 on page 209), and oxide polish (see Figure 9.12 on page 209).

STI Trench Etch ■ The four major steps in STI trench etch are described in the following process and illustrated in Figure 9.10.

Description of Four Major Steps in STI Trench Etch

Process Step	Description
1. Barrier Oxide	The wafer arrives in the diffusion bay where the wafer is again cleaned to remove contamination and oxide. After rinsing and drying, the wafer is inserted into a high-temperature oxidation furnace. Approximately 150 Å of new oxide is grown on the wafer. This layer will form a barrier to protect active regions from chemical contamination during nitride strip.
2. Nitride Deposition	The wafer is inserted into a high-temperature (~750 °C) LPCVD (low-pressure chemical vapor deposition) furnace. Inside the process chamber ammonia and dichlorosilane gases react to form a thin layer of silicon nitride (nitride, Si_3N_4) on the wafer. The nitride will serve two functions throughout the STI formation process steps. (1) Nitride is a durable masking material, which protects active regions during the STI oxide deposition process and (2) nitride serves as a polish-stop material during the chemical mechanical planarization (CMP) step.
3. 3rd Mask, STI	The wafer arrives in photolithography from diffusion. This photolithography process step is similar to the previous masking step, except a different mask is used. This masking step is much more critical than the first mask due to the smaller dimensions. Inspection of the wafer includes CD measurements as well as checking for defect inspection (DI), and optical visual inspection (VI). These measurements require checking the accuracy of the alignment-exposure system relative to the written specifications.
4. STI Trench Etch	The photoresist pattern is designed to protect areas of the silicon that are not to be etched. The windows in the photoresist allow ions and highly reactive radical chemicals to etch nitride, oxide, and silicon in unprotected areas. The preferred tool for etching these deep trenches is the <i>dry plasma etcher</i> . The etcher uses high-powered radio frequency (RF) energy to ionize a fluorine- or chlorine-based gas inside a vacuum process chamber. The RF energy dissociates molecules and ionizes atoms to create a chamber filled with a variety of plasma components. These plasma components provide the chemical and physical etching that results in the removal of silicon in locations designated as <i>isolation regions</i> . The slanted profile and the rounded bottom of the trenches improve the filling process and the electrical characteristics of the isolation structure.

Note: Following completion of each etch operation, the wafer is stripped of photoresist and wet cleaned in a series of chemical baths. Key inspection procedures include measurements that verify proper step height (Å), etch rate (Å/min), CD, and DI. This note applies to all subsequent etch operations but will be listed only this one time.





FIGURE 9.10 STI Trench Etch



STI Oxide Fill ■ The basic steps in STI oxide fill are described in the following process and illustrated in Figure 9.11.

Description of Basic Steps in STI Oxide Fill

Process Step	Description
1. Trench Liner Oxide	The wafer is again cleaned in the diffusion bay to remove contamination and oxide. After rinsing and drying, the wafer is inserted into a high-temperature oxidation furnace. Approximately 150 Å of oxide grows in the exposed walls of the isolation trenches. The nitride mask prevents oxygen diffusion into the active regions. The purpose of the liner oxide is to improve the interface between the silicon and the trench CVD oxide.
2. Trench Fill with CVD Oxide	This deposition process is performed either in diffusion using an LPCVD furnace or in thin films using a variety of oxide CVD systems. Higher throughput and deposition rates are obtained with the furnace.




FIGURE 9.11 STI Oxide Fill

STI Oxide Polish-Nitride Strip ■ Planarization of the wafer surface is accomplished by several methods. In the past, filling the gap to planarize the wafer could be done using *spin-on-glass (SOG)*, consisting of 80% solvent and 20% silicon dioxide. Baking the SOG after the deposition evaporated the solvent, leaving oxide inside the gaps. A complete surface *etchback* also could be performed to reduce the overall thickness. However, no method has been as effective a planarization technique as CMP, chemical mechanical planarization (also referred to as *polish*). The following table and Figure 9.12 on page 210 describe and illustrate the process.

Description of Basic Steps in STI Oxide Polish and Nitride Strip

Process Step	Description
1. Trench Oxide Polish (CMP)	In the CMP area the wafer is turned upside down and held by vacuum to a wafer carrier. The wafer rotates in the same direction as a polishing pad attached to a rotating polishing table. A chemical slurry keeps the pad and wafer wet during the polishing process and provides reactants to help abrade the oxide surface. The nitride, being a harder material than the oxide, serves as the polish-stop material to prevent over-polishing the isolation structures. <i>Note:</i> The following statement applies to all polishing operations and will not be repeated again. The polishing process creates excessive particles and chemical contaminants that must be thoroughly removed before transferring the wafer to other areas in the wafer fab. Special scrub stations clean the top and bottom of the wafer and ensure it is rinsed and dried. Inspections for film thickness, particles, and defects are also conducted before wafer is transferred.
2. Nitride Strip	The diffusion bay is traditionally equipped with hot phosphoric acid stations for stripping the nitride from the wafer. In the diffusion bay the wafer is stripped, cleaned, rinsed, and dried, then inspected to check the thickness of the isolation oxide.




FIGURE 9.12 STI Formation

3. Poly Gate Structure Process

Forming the structure of the transistor gate is a critical step in the process because it includes thermally growing the thinnest *gate oxide* and patterning and etching the *polysilicon gate*, one of the smallest physical structures in the entire IC process (see Figure 9.13). The width of the polysilicon gate is often the most critical CD linewidth of the entire wafer.

Description of Basic Steps in Forming the Poly Gate Structure

Process Step	Description
1. Gate Oxide Growth	The wafer is cleaned to remove contamination and oxide. There is only a matter of a few hours before the wafer must be inserted in the oxidation furnace. Oxide will form as long as the silicon is exposed to oxygen in the atmosphere. The wafer is inserted in the oxidation furnace and a thin oxide of approximately 20 to 50 Å is grown.
2. Polysilicon Deposition	The wafer is immediately loaded into an LPCVD furnace where silane (SiH_4) is introduced into the process chamber. The silane dissociates and polysilicon is deposited on the wafer. Approximately 5000 Å of polysilicon (also referred to as poly) is deposited. Some processes may call for doping the polysilicon immediately following the deposition step. This action can be done in the same process chamber or in a separate furnace.
3. 4th Mask, Poly Gate	In photolithography, deep UV lithography (assuming sub-0.25 μm technology) techniques are used to pattern the fine structures of the polysilicon gates. An <i>antireflective coating (ARC)</i> is commonly applied between the poly and the photoresist to reduce undesirable reflections. The resist linewidths for the gates are the narrowest structures on the IC; therefore, various quality measurements are required, such as CD and overlay registration (OL), and defect inspection (DI).
4. Poly Gate Etch	By far one of the most critical etch steps in the IC process requires the use of the best <i>anisotropic plasma etchers</i> available in the fab. These single-direction etchers etch the polysilicon to provide the vertical profile as shown in Figure 9.13.




FIGURE 9.13 Poly Gate Structural Process

4. Lightly Doped Drain (LDD) Implant Process

As gate widths get smaller, the *channel length* below the gate structure (the silicon region between the source and drain) also decreases. This reduction increases the potential for charges to *punchthrough* the transistor source and drain and cause undesirable channel leakage current. There are techniques that are used to reduce the occurrence of this leakage in the channel.

The next series of ion implant steps begins to define the source and drain regions of transistors. Each pMOS and nMOS transistor will be implanted twice—once with a shallow implant called the *lightly doped drain (LDD) implant*, then followed by a medium or high dose *source/drain implant*. Lightly doped drain (LDD) implants (see Figure 9.14 below and Figure 9.15 on page 212) use the larger mass of arsenic and BF_3 dopant materials to create an *amorphous* (disorganized with no long-range order or crystal structure) upper layer of silicon. The combination of large mass and amorphous surface conditions helps maintain a shallow junction, which also helps reduce channel current leakage effects between the source and drain.

n^- LDD Implant ■ The steps for creating n^- lightly doped drain implants are described in the following process and illustrated in Figure 9.14.

Description of n^- Lightly Doped Drain Implant

Process Step	Description
1. 5th Mask, n^- LDD Implant	The purpose of this masking step is to pattern the wafer in a manner that opens windows in the photoresist where n-channel transistors can be implanted. All other areas are protected by the remaining photoresist.
2. n^- LDD Implant (Low energy, shallow junction depth)	Arsenic ions are selectively implanted through the windows in the patterned resist. The energy, dose and depth are significantly lower than in the previous n-well implant steps. Arsenic is preferred over phosphorus because its larger mass amorphizes the silicon surface to create a more uniform dopant depth during implant.




FIGURE 9.14 n^- LDD Implant

p⁻ LDD Implant ■ The steps for creating p⁻ lightly doped drain implants are described in the following process and illustrated in Figure 9.15.

Description of p⁻ Lightly Doped Drain Implant

Process Step	Description
1. 6th Mask, p ⁻ LDD Implant*	The purpose of this masking step is to pattern the wafer in a manner that opens windows in the photoresist where p-channel transistors can be implanted. All other areas are protected by the remaining photoresist.
2. p ⁻ LDD Implant (Low energy, shallow junction depth)	Boron difluoride, BF ₂ , is preferred over boron for this implant step. BF ₂ is a heavier substance than boron. The heavier BF ₂ helps amorphize the silicon surface.




FIGURE 9.15 p⁻ LDD Implant

5. Sidewall Spacer Formation

Sidewall spacers will be used alongside the poly gates to prevent the higher source/drain (S/D) implant from penetrating too close to the channel where S/D punchthrough could occur. Sidewall spacer formation requires two major process steps (see Figure 9.16). First, an oxide layer is deposited across the surface of the wafer, then the oxide is etched back using a dry etch process. There is no requirement for a masking step because the anisotropic (single-direction) etch tool uses ions to sputter away most of the oxide. The etch process ends when the polysilicon is exposed. However, not all of the oxide is removed. Some oxide remains on the sidewalls of the polysilicon gates.

Description of Two Major Steps in Sidewall Spacer Formation

Process Step	Description
1. Spacer Oxide Deposition	This procedure is performed in the thin film bay. Approximately 1000 Å of oxide is deposited with a chemical vapor deposition (CVD) process. This layer will be used to form spacers on the sides of the polysilicon gates.
2. Spacer Oxide Etchback	The dry plasma etcher removes most of the CVD oxide leaving behind the thicker oxide on the sidewalls of the polysilicon gates.




FIGURE 9.16 Sidewall Spacer Formation

6. Source/Drain (S/D) Implant Processes

To complete the retrograde implant technique, medium-dose implants are made to penetrate the silicon slightly beyond the LDD junction depth, but not as deep as the original twin-well implants (see Figure 9.17 and Figure 9.18). The spacer oxide from the previous step will protect the channel from the dopant atoms during the implant process.

n^+ S/D Implant ■ The steps for creating n^+ source/drain implants are described in the following process and illustrated in Figure 9.17.

Description of n^+ Source/Drain Implant

Process Step	Description
1. 7th Mask, n^+ S/D Implant	This masking step defines areas of the nMOS transistors that are to be implanted.
2. n^+ S/D Implant (Medium energy)	This is a medium-energy implant step that penetrates the silicon deeper than the LDD junction depth. Spacer oxide prevents the arsenic dopant from encroaching into the narrow channel.




FIGURE 9.17 n^+ S/D Implant

p^+ S/D Implant ■ The steps for creating the p^+ source/drain regions are similar to n^+ S/D formation. The steps for p^+ S/D are described in the following process and illustrated in Figure 9.18.

Description of p^+ Source/Drain Implant

Process Step	Description
1. 8th Mask, p^+ S/D Implant	This masking step defines areas of the pMOS transistors that are to be implanted.
2. p^+ S/D Implant (Medium energy)	This implant step penetrates the silicon slightly beyond the LDD junction depth. Spacer oxide prevents boron dopant from encroaching into the narrow channel.
3. Anneal	The implanted wafer is annealed in a <i>rapid thermal process (RTP)</i> tool. RTP tools have the ability to quickly reach temperatures of $\sim 1000^\circ\text{C}$ and maintain the setpoint for several seconds. This condition is important to prevent structures from spreading and to control the diffusion of dopants in the S/D regions.




FIGURE 9.18 p^+ S/D Implant

7. Contact Formation

The purpose of the contact formation process steps is to form *metal contacts* on all active areas of silicon. These metal contacts serve to promote adhesion between the silicon and the metal conductor material that will be deposited later (see Figure 9.19). Titanium is a good choice for the metal contact material, although cobalt can also be used. Titanium has low resistivity characteristics and reacts very well with silicon. When raised to a temperature $>700^\circ\text{C}$, titanium bonds with silicon to form a *titanium silicide* (TiSi_2) compound, or *tisilicide*. Titanium and silicon dioxide do not react; therefore, no chemical bonding or physical connection is made between these two materials. Thus, titanium can be easily etched off the oxide without the need for a masking step. Tisilicide remains at all locations where active silicon exists (e.g. source, drain, and gate).

Description of Major Steps in Titanium Contact Formation

Process Step	Description
1. Titanium Deposition	The wafer is cleaned thoroughly to remove contaminants and oxides from the silicon. Titanium (Ti) is deposited on wafers using a sputtering process. <i>Sputtering</i> is a <i>physical vapor deposition (PVD)</i> process that is performed in a plasma process chamber where energetic argon ions bombard a metal target to release metal atoms, which deposit onto a wafer.
2. Anneal	The wafer is inserted in the RTP tool. The high temperature triggers a chemical reaction between titanium and silicon that forms TiSi_2 (tisilicide).
3. Titanium Etch	Chemicals etch away the unreacted titanium, leaving behind tisilicide over the active silicon areas.




FIGURE 9.19 Contact Formation

8. Local Interconnect (LI) Process

The next step in the IC manufacturing process is to form metal connecting lines between transistors and other tisilicide contacts. The method used in this process flow is referred to as *local interconnect (LI)*. The steps leading up to the formation of LI are as complicated as the formation of the STI. The process begins with the deposition of dielectric films, followed by CMP, patterning, etch, and tungsten metal deposition and finished off with a metal polish (see Figure 9.20 and Figure 9.21). This process is referred to as *damascene*—a name adopted from a practice that began thousands of years ago by artisans in Damascus, Syria.³ The result of these steps produces a top surface that resembles intricate inlaid jewelry or artwork. The graphic in Figure 9.22 illustrates how the metal lines are formed within the walls of the etched oxide.




FIGURE 9.20 LI Oxide as a Dielectric for Inlaid LI Metal

Description of LI Oxide Dielectric Formation

Process Step	Description
1. Nitride (Si_3N_4) CVD	A barrier layer of silicon nitride is deposited using a CVD process. The nitride provides protection for the active regions from the dopants in the next film layer.
2. Doped Oxide CVD	The LI dielectric component of the local interconnect structure is formed from CVD oxide (SiO_2). This oxide is lightly doped with phosphorus or boron. The addition of dopants to the oxide improves the dielectric qualities of the glass. An additional RTP step allows the glass to flow and smooth the surface.
3. Oxide Polish (CMP)	CMP is used to planarize the LI oxide. The resulting thickness of the oxide after polish is $\sim 8000 \text{ \AA}$.
4. 9th Mask, LI Etch	The wafer is patterned in photolithography and then etched in the etch bay. Narrow trenches are created in the LI oxide that will serve as the forms for defining the paths for the LI metal.




FIGURE 9.21 LI Oxide Dielectric Formation

Description of LI Metal Formation

Process Step	Description
1. Titanium Deposition (PVD process)	A thin barrier layer of titanium (Ti) lines the bottom and the inside of the LI walls. The Ti serves as a "double-adhesive tape" to hold the tungsten (W) to the SiO_2 .
2. Titanium Nitride Deposition	Titanium nitride (TiN) is deposited immediately over the Ti to serve as a diffusion barrier for the tungsten metal.
3. Tungsten Deposition (CVD process polish)	Tungsten fills the LI trenches and coats the entire wafer. Tungsten is preferred over aluminum for LI metal due to its ability to fill holes without leaving voids in the formed metal plug. Another reason is for its good polishing characteristics.
4. Tungsten polish	The tungsten is polished down to the upper surface of the LI oxide.




FIGURE 9.22 LI Metal Formation

9. Via-1 and Plug-1 Formation

The *interlayer dielectric (ILD)* serves as an insulator material between each metal layer or between the first metal layer and silicon. The ILD will have many small *vias*, which are small openings in the ILD that provide an electrical pathway from one metal layer to adjacent metal layers. Vias are filled with a conductive metal (usually tungsten, and referred to as a *tungsten plug*) and are placed at the appropriate locations to form the electrical circuit between metal layers (see Figure 9.23 and Figure 9.24). ILD-1 is the first of a series of interconnection process to be described.

Description of Major Steps in Via-1 Formation

Process Step	Description
1. ILD-1 Oxide Deposition (CVD)	Oxide is deposited across the surface of the wafer with a CVD tool in thin films. This layer (ILD-1) will serve as the dielectric material from which vias are to be formed.
2. Oxide Polish	CMP is used to planarize the ILD-1 oxide. The resulting thickness of the oxide after polish is approximately 8000 Å. The wafer is scrubbed and cleaned to remove particles generated during the polish step.
3. 10th Mask, ILD-1 Etch	The wafer is patterned in photolithography and then etched in the etch bay. Small via holes, less than a quarter micron in diameter, are etched into the ILD-1 oxide. This step is critical in terms of CD, OL, and defects.




FIGURE 9.23 Via-1 Formation

Description of Major Steps in Plug-1 Formation

Process Step	Description
1. Titanium Barrier Metal Deposition (PVD)	A thin layer of titanium is deposited across the surface of the wafer with a PVD tool in thin films. Titanium lines the bottom and the walls of the via holes. The Ti serves as the glue that holds the tungsten plug inside the hole.
2. Titanium Nitride Deposition (CVD)	TiN is thinly deposited on top of the Ti layer. The TiN serves as a diffusion barrier for the tungsten in the next deposition step.
3. Tungsten Deposition (CVD)	Another CVD tool is used to deposit tungsten on the wafer. Tungsten fills the small openings to form the plug.
4. Tungsten Polish	The tungsten-coated wafer is polished down to the upper surface of the ILD-1 oxide.




FIGURE 9.24 Plug-1 Formation

10. N

The no
metal
The m
titanium
on th
compl
device

Descri

1.

2.

3.

4.

FIGU



SEM Micrograph of Polysilicon, Tungsten LI and Tungsten Plugs (Polysilicon is represented by the thin lines between the taller LI lines). (Micrograph courtesy of Integrated Circuit Engineering)

10. Metal-1 Interconnect Formation

The next series of operations has to do with depositing a three-layer metal film, referred to as a *metal stack* or *sandwich*, on the wafer, followed by a masking and etching step (see Figure 9.25). The multilayer metal stack consists of different refractory metals—titanium, aluminum/ copper, and titanium nitride. When finished, the wafer will have the first of five metal stacks to be constructed on the device. The number of metal layers on a device varies depending on die complexity, with advanced die currently having around eight metal layers. Including LI metal, the device covered in this process flow has a total of six metal layers.

Description of Steps in Metal-1 Interconnect Formation

Process Step	Description
1. Titanium Barrier Metal Deposition (PVD)	As with other metal processes, titanium is the first metal to be deposited on the entire wafer. It provides a good bond between the tungsten plugs and the next metal, aluminum. It also bonds well to the interlayer dielectric material and improves the reliability of the metal stack.
2. Aluminum-Copper Deposition (PVD)	The aluminum-copper (99% Al, 1% Cu) metal is sputtered onto the titanium-coated wafer by a PVD tool in thin films. The 1% Cu is added to the aluminum to improve the reliability of the aluminum.
3. Titanium Nitride Deposition (PVD)	TiN is thinly deposited on top of the aluminum-copper layer to serve as an antireflective coating for the next photomasking step.
4. 11th Mask, Metal Etch	The wafer is patterned with photoresist, then the three-layer metal stack is etched using a plasma etcher.




FIGURE 9.25 Metal-1 Interconnect Formation

11. Via-2 and Plug-2 Formation

The next four operations will result in the formation of the second interlayer dielectric (ILD-2) and the via openings (see Figure 9.26 and Figure 9.27). ILD-2 is similar to ILD-1 except for the very first step of filling small and large gaps that were etched into Metal-1. *Gap fill* is the filling of these gaps with a dielectric material that can be placed into the narrow spaces without creating voids or other defects that could affect electrical performance. There are two common methods for filling gaps—spin-on-glass (SOG) with etchback and *high-density plasma chemical vapor deposition* (HDPCVD). HDPCVD is the preferred method for sub-quarter micron processes. Once the gaps are filled, a plasma-enhanced CVD (PECVD) system finishes depositing the remainder of the ILD-2 oxide. Following the deposition of the ILD-2, the oxide is polished, patterned, and then etched to open the vias for the tungsten plugs to be formed.

Description of Major Steps in Via-2 Formation

Process Step	Description
1. ILD-2 Gap Fill	The latest gap-fill method for ULSI devices utilizes a high-density plasma process to alternately deposit and etch the interlayer oxide as its being deposited. The result is a dense oxide with few or no voids in the metal gaps.
2. ILD-2 Oxide Deposition	A PECVD system is used to deposit the remainder of the ILD-2 oxide layer.
3. ILD-2 Oxide Polish	The wafer is polished to planarize the surface prior to the next patterning step.
4. 12th Mask, ILD-2 Etch	The wafer is patterned with photoresist, then the ILD-2 oxide is etched using a plasma etcher.




FIGURE 9.26 Via-2 Formation

Description of Major Steps in Plug-2 Formation

Process Step	Description
1. Titanium Barrier Metal Deposition (PVD)	As with other metal processes, titanium is the first metal to be deposited on the wafer. It provides a good bond between the tungsten plugs and the next metal, aluminum. It also bonds well to the interlayer dielectric material and improves the reliability of the metal stack.
2. Titanium Nitride Deposition (CVD)	TiN is thinly deposited on top of the Ti layer. The TiN serves as a diffusion barrier for the tungsten in the deposition step.
3. Tungsten Deposition (CVD)	Another CVD tool is used to deposit tungsten on the wafer. Tungsten fills the small via openings to form the plug.
4. Tungsten Polish	The tungsten-coated wafer is polished down to the upper surface of the ILD-2 oxide, leaving the tungsten plugs in the vias.




FIGURE 9.27 Plug-2 Formation



SEM Micrograph of First Metal Layer over First Set of Tungsten Vias (Note TiN Cap over Aluminum)
(Micrograph courtesy of Integrated Circuit Engineering)

12. Metal-2 Interconnect Formation

The next series of operations describes the process of forming the interconnects between layers (see Figure 9.28 on page 220). The process is repeated in the same manner for all remaining metal stacks.

Description of Major Steps in Metal-2 Interconnect Formation

Process Step	Description
1. Metal-2 Deposition to Etch	The second metal stack is deposited exactly as the first metal stack. The stack is a composite of three layers—Ti, Al/Cu, and TiN. A plasma etcher is used to etch the Metal-2 lines through windows in the patterned resist.
2. ILD-3 Gap Fill	Following the Metal-2 etch, HDPCVD is used to fill the metal gaps with dense oxide.
3. ILD-3 Oxide Deposition to Polish	ILD-3 oxide is deposited using a PECVD method. This action is followed by polishing the oxide to attain surface planarity.
4. Via-3 Etch, Ti/TiN Deposition, Tungsten Deposition, Polish	Via-3 openings are etched, then these are filled with barrier metal (Ti/TiN). Tungsten is deposited across the wafer surface. The tungsten is polished off the wafer until the ILD-3 oxide layer is reached. Tungsten plugs are left in the vias to provide the interconnect between Metal-2 and Metal-3.





FIGURE 9.28 Metal-2 Interconnect Formation


13. Metal-3 to Pad Etch and Alloy

After repeating the layering process for layers 3 and 4 and at the completion of the Metal-4 etch, ILD-5 oxide is deposited using the thin film process (Figure 9.29). CMP is not required for this dielectric layer because the structures to be patterned are much larger than the quarter micron dimensions formed earlier in the process. The ILD-5 layer is etched to allow metal filling by the Metal-5 deposition. The Metal-5 layer is deposited thicker than previous metal stacks. This metal layer is etched as necessary to form bonding pads and to remove metal from areas where it is not needed.

FIGURE 9.29 Full 0.18 μm CMOS Cross Section

This product incorporates 0.18 μm processing technology, including twin-tub technology, retrograde implants, shallow trench isolation, shallow S/D diffused regions, sidewall spacers, titanium silicide contacts, titanium barrier metal, tungsten local interconnect, tungsten plugs, three-layer metal stacks, HDP oxide gap fill, and PECVD oxide as the interlayer dielectric.


The final steps of the process include one more oxide layer (ILD-6) followed by a top layer of silicon nitride ($\sim 2000 \text{ \AA}$). This layer is referred to as the *passivation layer*. Its purpose is to protect the product from moisture, scratches, and contamination. A final low-temperature alloy step in a diffusion furnace is performed. This heat treatment helps improve the metallurgical bonds between metal connections, thus improving electrical performance and reliability. Care must be taken with this alloy step to prevent overheating the product, which can cause permanent structural defects.



SEM Micrograph of Cross-section of Microprocessor (Micrograph courtesy of Integrated Circuit Engineering)

14. Parametric Testing

The wafer is tested twice to determine its product-worthiness—once when the wafer completes the first metal etch and again after the completion of the last wafer fab process step. Following metal etch, special microprobes connected to electronic test instruments are used to measure certain electrical parameters of specific device test structures on the wafer. This in-line parametric testing procedure is also referred to as *wafer electrical test*, or WET.



Wafer Electrical Test Using a Micro-manipulator Prober (Photo courtesy of Advanced Micro Devices)

The last process step for the wafer is at wafer test/sort just outside the wafer fab. The wafer is probed and tested automatically in the electrical test and sort department (also referred to as *E-sort*). Each die on the wafer is tested for electrical functionality. Those die that fail are tracked through software using x-y position coordinates (previously marked with an ink spot) so that the locations of good and bad die are known for later processing. This data is used to determine die yield; that is, the percentage of good die versus bad die on a wafer. The wafer is now ready to be shipped to the assembly department. In some companies, the assembly plants are located in other parts of the world.

If the wafer passes the wafer sort, the wafer is sent to the backgrind department. Here the backgrinder grinds the backside of the wafer. This process makes the wafer thinner and easier to slice for eventual separation into individual die.

SUMMARY

An overview of the wafer fab process defines six major process areas: diffusion, photo, etch, ion implant, thin films, and polish, plus wafer test/sort at the end of the process. Diffusion is for high-temperature processing; photolithography patterns the wafer with photoresist; etch replicates the photoresist pattern in the wafer; ion implant dopes the wafer; thin films deposit dielectric and metal layers; and polish planarizes the top surface of the wafer.

A simplified CMOS process is defined with 14 manufacturing steps. (1) Twin-well implants create the n-well and p-well in the silicon. (2) Shallow-trench isolation isolates the silicon-active areas for sub-0.25 μm technology. (3) The gate structure is formed through gate oxide growth, polysilicon deposition, and patterning. (4) Lightly doped drain (LDD) implant forms a shallow implant in the source and drain. (5) Sidewall spacer formation protects the channel from the

subsequent source/drain implant. (6) Source/drain implant is a medium-energy implant that forms a junction depth deeper than the LDD implant. (7) Contact formation forms a silicide contact for tungsten metal to alloy with the silicon. (8) Local interconnect (LI) forms the first metal connecting lines between transistors and contacts. (9) First interlayer dielectric (ILD) to Via-1 deposits the dielectric and creates vias between LI and first metal layer. (10) First metal layer to first metal etch deposits the metal sandwich and patterns the metal. (11) Second ILD to Via-2 deposits the second interlayer dielectric and creates the via openings. (12) Second metal layer to Via-3 deposits the second metal stack and deposits and etches ILD-3. (13) Metal-3 to pad etch and alloy repeats the layering process until the metal-5 bonding pad is deposited, followed by ILD-6 and a passivation layer. (14) The final process step is parametric testing to verify acceptability of each die on the wafer.

K E

diffusi
high-te
wet cle
photoli
coater/
stepper
etch
plasma
plasma
ion im
thin fil
CMP (
wafer
twin-v
retrogr
latchu
epitax
native
alignm
linewi
critica
juncti
ion in
annea
shallo
LPCV
var
sidew
overl;
defec
visua
radic;

R

1. I
2. v
3. I
4. v
5. v
6. v
7.

KEY TERMS

diffusion
 high-temperature diffusion furnace
 wet cleaning station
 photolithography
 coater/developer track
 stepper
 etch
 plasma etcher
 plasma resist stripper
 ion implanter
 thin films
 CMP (chemical mechanical planarization)
 wafer scrubbers
 twin-well (twin-tub)
 retrograde implant
 latchup
 epitaxial silicon
 native oxide
 alignment-and-exposure system
 linewidths
 critical dimension (CD)
 junction depth
 ion implanter
 anneal
 shallow trench isolation (STI)
 LPCVD (low-pressure chemical vapor deposition)
 sidewall liner
 overlay registration (OL)
 defect inspection (DI)
 visual inspection (VI)
 radical chemicals
 dry plasma etcher
 isolation regions
 spin-on-glass (SOG)
 etchback
 polish
 gate oxide
 polysilicon gate
 anti-reflective coating (ARC)
 silane
 anisotropic plasma etcher
 channel length
 punchthrough
 lightly doped drain (LDD) implant
 source/drain implant
 amorphous
 sidewall spacers
 rapid thermal process (RTP)
 metal contacts
 titanium silicide (tisilicide)
 local interconnect (LI)
 damascene
 interlayer dielectric (ILD)
 vias
 tungsten plug
 metal stack
 sandwich
 gap fill
 high-density plasma chemical vapor deposition (HDPCVD)
 plasma enhanced CVD (PECVD)
 passivation layer
 wafer electrical test (WET)

REVIEW QUESTIONS

- List the six distinct production areas in a wafer fab and give a short description of each area.
- What activity is performed in the diffusion area?
- List five processes that are done in a high-temperature furnace.
- What is the purpose of photolithography?
- What is a coater/developer track used for? List five operations performed using this tool.
- What is the major concern for particulate contamination in photolithography?
- Identify the three production areas where photoresist-coated wafers can be found.
- What is the purpose of the etch process? Name the most common tools used in this area?
- What is the ion implanter used for?
- What is the purpose of the thin films bay?
- List four different tools used or processes done in the thin films area.
- What does CMP stand for, and what is its purpose? What is another name for CMP?
- List the 14 manufacturing steps outlined for a typical CMOS process.
- Describe the epitaxial layer on the silicon wafer.
- What is a twin-well?

16. Explain the retrograde implant technique. What problem does it help resolve?
17. What are the reasons for the thermal anneal process after ion implantation?
18. Why are the retrograde p-well implant energy levels lower than the n-well implant energy levels?
19. What is shallow trench isolation (STI)? What process did it replace?
20. What tool is used to etch silicon for STI, and why?
21. What tools are used to deposit the oxide in STI oxide fill?
22. Describe the most effective wafer planarization technique.
23. Why is the formation of the transistor gate structure a critical process step?
24. What problem can occur due to smaller gate widths?
25. How do lightly doped drain (LDD) implants reduce the channel-current leakage effects?
26. Explain the purpose of sidewall spacers.
27. What are medium-dose implants after the LDDs used for?
28. What is the purpose of the metal contact?
29. What is a local interconnect (LI)?
30. What is the purpose of the ILD?
31. What is a via? What is a tungsten plug?
32. Describe the materials used in a metal stack.
33. What is gap fill?
34. Why is CMP not required for the final ILD layer?
35. What is the purpose of the passivation layer?
36. Describe what happens in the wafer test/sort area.

REFERENCES

1. S. Ghandhi, Chap. 11 in *VLSI Fabrication Principles: Silicon and Gallium Arsenide*, 2nd ed., (New York: Wiley, 1994), pp. 704–800.
2. S. Wolf, *Process Integration*, vol. 2, *Silicon Processing for the VLSI Era*, (Sunset Beach: Lattice Press, 1990), pp. 17–19.
3. P. Singer, "Making the Move to Dual-Damascene Processing," *Semiconductor International* (January 1999): pp. 70–82.

Ac
ity l
silic
oxi
a th
the
tor
of t
role
and
spre

Wit
high

O B

Aft
able

1. 1
1
1
2. 1
1
3. 1

IN

Oxi
occ
env
the
rica
tern
waf
tem
mal

lay
mo
for
du

CHAPTER 12

METALLIZATION

Metallization in wafer fabrication is the process of depositing metal film over a dielectric film and later patterning it to form the interconnecting metal lines and plugs of integrated circuits. This is similar to using insulated copper wire in an automobile to interconnect all the electrical components to make a fully-functional electrical system. The metal lines are sandwiched between dielectric layers for electrical integrity. High-performance microprocessors use metal lines to interconnect tens of millions of devices on one chip. Transistor densities are projected to reach 1 billion transistors per chip by the year 2010, with a corresponding increase in interconnect complexity.

Microchip interconnect technology has become a critical challenge for future IC performance due to the need to decrease signal propagation delay. Because the density of ULSI circuit elements is increasing, interconnect resistance and parasitic capacitance increase, thereby slowing the signal propagation.

OBJECTIVES

After studying the material in this chapter, you will be able to:

1. Explain the terminology for metallization.
2. List and describe the six categories of metals used in wafer fabrication. Discuss the performance requirements and give applications for each metal category.
3. Explain the benefits for using copper metallization in wafer fabrication. Describe the challenges for implementing copper.
4. State the advantages and disadvantages to sputtering.
5. Describe the physics of sputtering and discuss different sputtering tools and applications.
6. Describe the benefits and applications for metal CVD.
7. Explain the fundamentals of copper electroplating.
8. Describe a process flow for dual-damascene processing.

A significant change currently underway in wafer fabrication technology is the reduction in interconnect metal resistivity, ρ . This reduction is achieved by the replacement of aluminum alloy with copper as the primary conducting metal. With deep submicron linewidths, there is also a need for a low- k interlayer dielectric (ILD). Lowering the dielectric constant will reduce parasitic capacitance, which contributes to signal delay.

Traditionally, the methods used to deposit metals on a wafer have been physical processes. On the other hand, processes used to deposit insulating and semiconducting layers usually involved the CVD chemical reactions studied in Chapter 11. This separation into physical and chemical processes is less defined with the introduction of new IC metallization technology.

INTRODUCTION

Wafer metallization is the deposition of a thin film of conductive metal onto a wafer by use of a chemical or physical process. This process is closely linked to dielectric deposition. Metal lines conduct the signal through the IC circuit while the dielectric layers ensure signals are not influenced by adjacent lines. Both metal and dielectrics are thin film processes. In some cases, metal and dielectrics are deposited by the same type of equipment.

Metallization has unique terminology for the different metal connections. The term *interconnect* describes the conductor materials, such as aluminum, polysilicon, or copper, that create the metal wiring that carries electrical signals to different parts of the chip. Interconnect is also used as a general term for the wiring between devices on a die and the overall package. A *contact* is the electrical connection at the silicon surface between the devices in the silicon wafer and the first metal layer. *Vias* are openings that pass through the various dielectric layers to form an electrical pathway from one metal layer to the adjacent metal layer. A metal *plug* fills the vias to form the electrical connection (interconnect) between the two metal layers. These connections are illustrated in Figure 12.1.




FIGURE 12.1 Multilevel Metallization

The interlayer dielectric (ILD) is an insulating material that electrically separates the metal levels. Once deposited, the ILD is patterned and etched to form via pathways for the various metal layers and the silicon. The vias are filled with a metal, traditionally tungsten (W), to form the via plug. Appreciate that there are many vias on a wafer, up to 10^{11} vias on each individual layer of a 300-mm product wafer.¹ This process of creating vias in the ILD is repeated for every ILD layer on the die. In traditional metallization, a blanket layer of aluminum alloy metal is deposited on the dielectric layer and then patterned and etched to form metal lines. Metal etch is an important technology for traditional metallization.

Metallization is in a transition period and is undergoing rapid change with the introduction of copper metallurgy to replace aluminum alloy. This change is due to the difficulty of etching copper. To overcome this problem, copper metallurgy uses the dual damascene process to form vias and copper interconnects (explained later in this chapter). This metallization process is literally the opposite approach of traditional metallization (see Figure 12.2). Damascene starts with deposition of a blanket dielectric, planarizes the dielectric, patterns and etches holes or trenches in the dielectric for vias and connecting metal lines, deposits blanket metal into the trenches, and then planarizes the metal down to the dielectric to define the metal interconnects.

Metallization technology is critical for increasing performance in advanced ICs, as explained in Chapter 11. Reducing chip performance signal delay caused by interconnect lines was not a significant concern for older IC technologies. The dominant signal delay has traditionally been caused by the device. However, for newer ULSI products manufactured with denser wiring, signal delay

due to
intercon-
necting

FIGURE

Copp
(Micr

due to interconnect has become a larger portion of the clock cycle time and has more effect on limiting the IC performance.²





FIGURE 12.2 Traditional Versus Damascene Metallization



Copper Metallization
(Micrograph courtesy of Integrated Circuit Engineering)

TYPES OF METALS

The types of metals and metal alloys used for chip interconnects are evolving based on the performance requirements. Requirements for a successful metal material are:^{3, 4}

1. **Conductivity:** Must be highly conductive and capable of handling high current densities while maintaining electrical integrity.
2. **Adhesion:** Ability to adhere to the underlying substrate and easily connect to external connections. Low contact resistance to semiconductor and metal interfaces.
3. **Deposition:** Readily deposited with a uniform structure and composition (for alloys) by a relatively low-temperature process. Deposition into high-aspect ratio gaps for damascene metallization technique.
4. **Patterning/Planarization:** High-resolution patterning for traditional Al-based metallization without etching the underlying dielectric. Ease of planarization for damascene metallization.
5. **Reliability:** The metal is relatively soft and ductile in order to withstand cyclic temperature variations during processing and service.
6. **Corrosion:** High resistance to corrosion with minimal chemical interactions with the adjacent layers and underlying device regions.
7. **Stress:** Resistance to mechanical stress to reduce wafer distortion and material failures for reasons such as cracking, void formation, and stressed-induced corrosion.

The melting temperature and resistivities of different metals found in wafer fabrication and silicon are shown in Table 12.1.⁵

TABLE 12.1 Silicon and Select Wafer Fab Metals (at 20°C)

Material	Melting Temperature (°C)	Resistivity ($\mu\Omega\text{-cm}$)
Silicon (Si)	1412	$\approx 10^9$
Doped Polysilicon (Doped Poly)	1412	≈ 500 to 525
Aluminum (Al)	660	2.65
Copper (Cu)	1083	1.678
Tungsten (W)	3417	8
Titanium (Ti)	1670	60
Tantalum (Ta)	2996	13 to 16
Molybdenum (Mo)	2620	5
Platinum (Pt)	1772	10


The various metals and metal alloys used in wafer fabrication can be grouped into the following categories:

- ◆ Aluminum
- ◆ Aluminum-copper alloys
- ◆ Copper
- ◆ Barrier metals
- ◆ Silicides
- ◆ Metal plugs

Aluminum

The earliest interconnect metal in semiconductor fabrication was aluminum, and it is still the most common interconnect metal in wafer fabrication. Aluminum is projected to continue as the dominant fab interconnect metal for several more years.⁶ Copper interconnect metal is expected to replace aluminum for high-performance IC fabrication during the early 2000s. Nevertheless, it is beneficial to review the background into the selection of aluminum for metallization because many of the same basic technical challenges exist today.

Selection of Aluminum ■ Aluminum has been one of the major materials used in wafer fabrication, along with silicon and silicon dioxide. It is used during wafer fabrication in thin film form to interconnect the different devices in the silicon wafer (see Figure 12.3). At the same time, aluminum is one of the thickest films deposited on the wafer, with the first metal layer deposition about 5,000 Å thick. The upper noncritical layers on a wafer (e.g., metal layer with bonding pads) can range up to 20,000 Å thick.



Metal-4 is preceded by other vias, interlayer dielectric, and metal layers.

FIGURE 12.3 Aluminum Interconnect

Aluminum's low resistivity of $2.65 \mu\Omega\text{-cm}$ at 20°C has similar but slightly higher resistivity than copper, gold, and silver. However, silver and copper are both prone to corrosion and have high diffusivity in Si and SiO_2 , a fact that keeps them from being used for semiconductor fabrication. Gold and silver are much more expensive than aluminum and do not adhere well to oxide films. Gold was sparingly used in the beginning of wafer fabrication, but its high contact resistance with silicon required a platinum barrier metal. On the other hand, aluminum reacts readily with silicon dioxide (SiO_2) when heated to form a thin layer of aluminum oxide (Al_2O_3), which promotes adhesion between the silicon dioxide and aluminum. Aluminum is easily deposited on the wafer and etches in solutions that do not attack underlying films. For these reasons, aluminum was selected as the preferred metal for metallization.

Overall, aluminum is compatible with the major processes in silicon IC fabrication and is relatively inexpensive, making it the choice for metallization since the early days of IC fabrication. However, because of increased circuit density, increased number of metal layers on a wafer, and the reduction in linewidth due to scaling, the metallization technology has evolved from the simple one-level metal layer to a scheme of multiple metal layers. With its lower resistivity, copper is desirable to replace aluminum as the primary interconnect material.

Ohmic Contact ■ Before VLSI circuitry, pure aluminum was used for metallization. Silicon melts at a temperature of 1412°C and pure aluminum melts at 660°C . However, aluminum and silicon alloyed together actually have a lower melting temperature depending on their composition. For an alloy of 88.7% aluminum and 11.3% silicon, the alloy melts at 577°C , which is referred to as the *eutectic temperature*.⁷ The eutectic temperature is the lowest temperature that an alloy melts at a particular eutectic composition.

To form a contact between aluminum and silicon, it is necessary to heat the interface, usually in an inert or reducing H_2 atmosphere at a temperature of 450 to 500°C . This thermal bake is also referred to as a low temperature *anneal* or *sinter*. Baking the aluminum on silicon forms a desirable electrical interface referred to as an *ohmic contact*. An ohmic contact has very low resistance (the voltage-current characteristics of the contact interface behave according to Ohm's law). However, there is a small resistance associated with the ohmic contact and it is inversely proportional to the area of the contact. That is, smaller contacts have higher resistance. In modern chip design, ohmic contacts use a special refractory metal (e.g., titanium in the form of a silicide) as a contact at the silicon interface to reduce electrical resistance and improve adhesion (see Figure 12.4 on page 304). Ohmic contacts are fabricated with a silicide (self-aligned silicide) process to achieve optimal positioning above the source/drain and in close proximity to the gate structure. The silicide process is discussed later in this chapter.




FIGURE 12.4 Ohmic Contact Structure

Given the hundreds of millions of contacts that can exist on a particular die, a reliable contact interface with low resistance and excellent adhesion is extremely important for optimum electrical performance. A failure in any individual contact can cause the entire chip to fail during test or use.

A problem encountered during the earliest work to develop ohmic contacts was undesirable interaction between the aluminum and silicon during the thermal step. This condition led to the microalloying of the contact metal to the silicon, and was referred to as *junction spiking*. Spiking occurs when the interface of pure aluminum and silicon is heated (see Figure 12.5), causing the diffusion of silicon into the aluminum. The amount of silicon dissolved into the aluminum is not uniform and will depend on the time and temperature involved in the heating process. If pure aluminum is heated to 450°C and a source of silicon is present, silicon will begin to dissolve in the aluminum until it reaches a concentration of about 0.5%.⁸ The problem is that the source of this silicon is the wafer. As the silicon is dissolved in the aluminum, it leaves behind voids in the wafer, permitting spikes of aluminum to form and penetrate into the silicon contact region. If the aluminum forms an ohmic contact to a shallow junction, the spike may cause a junction short.

The problem of junction spiking was addressed by two methods: the addition of silicon to the aluminum and barrier metallization. The first approach was to use an alloy of aluminum and silicon instead of pure aluminum. If there is already silicon in the aluminum, this will slow down the dissolution of additional silicon from the substrate. However, silicon alloying in aluminum is limited and can lead to silicon nodule formation (small regions of high silicon concentration) in the aluminum due to silicon condensation. Nodule formation can significantly increase the contact resistance and pose a serious reliability concern from local heating at the nodules. The main method to resolve junction spiking was the introduction of barrier metallization to inhibit diffusion (see the following section).

It is important that the oxide at the contact interface be as thin as possible. Wafers with exposed contact regions are often dipped in a dilute hydrofluoric (HF) acid solution immediately before placing the wafers in the deposition chamber. This serves to remove the native oxide layer prior to contact formation.




FIGURE 12.5 Junction Spiking

Aluminum-Copper Alloys

Aluminum metal was selected as the primary interconnect material for ICs because of its low resistivity and its compatibility with silicon and the wafer fabrication process. However, aluminum suffers from a reliability problem known as *electromigration*. This is the movement of aluminum atoms in the conductor due to momentum transfer from the electrons carrying the current.⁹ Under high current-density conditions, electrons collide with aluminum atoms, causing the atoms to gradually move. This movement of atoms leads to a depletion of atoms at the negative end of the conductor. In conductor regions where depletion occurs, this action leads to voids, thinning of lines, and a potential open circuit. In other regions of the conductor that have an accumulation of metal atoms, metal atoms pile up and form hillocks (see Figure 12.6).¹⁰ *Hillocks* are protrusions on the surface of metal films due to electromigration. If excessive or large hillocks form, adjacent lines or lines on two levels can short together. With advanced circuitry designs in ULSI technology, there is increased current density and chip temperature, both of which make the aluminum chip metallization more prone to electromigration.




FIGURE 12.6 Hillock on a Metal Line

Electromigration in interconnects is controlled by alloying the aluminum with between 0.5 to 4% copper. This alloying essentially increases the conductor's current-carrying capacity by reducing the grain boundary diffusion effects in the aluminum. At the same time, it has been shown that values of copper in aluminum greater than 8% will actually increase electromigration.¹¹ The exact reason why the addition of copper reduces the chance of electromigration failure in Al-Cu alloys is not well understood.¹² If copper is alloyed with aluminum, more care must be given to plasma etching this alloyed aluminum (etching is discussed in Chapter 16). Copper is difficult to etch, and any residual copper remaining after etching the aluminum alloy interconnect can promote corrosion.¹³ It is also possible to have electromigration in contacts and vias. Electromigration failure in contacts is resolved by the use of barrier metallization.

Electromigration is probably one of the most widely studied failure mechanisms of integrated circuits. Studies of this failure began in the 1950s with the development of the semiconductor and intensified in the late 1960s with the discovery of crack formation in the aluminum conductor leading to failures.¹⁴ The significance of electromigration is that it usually occurs after the chip has been in service for an amount of time, which means that failure occurs catastrophically during customer usage.

Copper

A major transformation is underway in IC design and fabrication by means of the introduction of *copper interconnect* technology. Copper interconnects will replace aluminum metallization with copper to achieve significant benefits in chip performance. A legitimate question that someone may pose is why introduce copper if aluminum has performed so admirably over the years.

Need for Copper ■ The benefits for introducing copper for IC interconnect metallization are:¹⁵

1. **Reduction in resistivity.** The interconnect wiring resistivity reduces from $2.65 \mu\Omega\text{-cm}$ for aluminum to $1.678 \mu\Omega\text{-cm}$ at 20°C for copper, reducing RC signal delay and increasing chip speed.
2. **Reduction in power consumption.** Narrower lines consume less power.

3. **Tighter packing density.** Narrower lines permit tighter circuitry packing, which means that fewer levels of metal are needed.
4. **Superior resistance to electromigration.** Copper does not have a concern for electromigration.
5. **Fewer process steps.** Potential for 20 to 30% fewer processing steps with damascene processing of copper.

As wafer fabrication design rules reduce to 0.15- μm linewidths and below, the increased packing density of devices on the chip permits more electrical signal speed from device to device (the transistors are closer; therefore, the signal has less distance to travel). This density leads to improved chip performance. However, this improved chip performance is only possible if the interconnect system between the devices is optimized. Narrower linewidths lead to increased line resistance. Tightly spaced conductor lines with a dielectric material between them act as capacitors, leading to a degradation in performance from an increase in resistance (R) and capacitance (C). This condition is the signal delay or interconnect delay discussed in Chapter 11. If either or both of these two parameters are reduced, then the signal delay reduces, leading to increased chip performance.

One possible method reducing interconnect resistance is to increase the conductor cross section. However, this contradicts the goal of increased packing density since wider conductors will take substantially more space. Smaller IC feature sizes are not achievable with larger linewidths. This is why the semiconductor industry is placing emphasis on copper—to lower the interconnect resistance, which lowers R and therefore the overall signal delay. The optimum improvement to RC signal delay is gained when resistance (R) is reduced and the capacitance (C) is lowered by using a low- k dielectric along with thinner barrier metals (see Table 12.2).¹⁶

TABLE 12.2 Change in Interconnect Delay Compared to 0.25- μm Device Generation

Technology	0.25 μm	0.18 μm	0.13 μm
Conventional Interconnect Technology: • Al/Cu interconnect alloy and TiN barrier metal	0	+21%	+93%
New Technology Introduced by Generation: • Reduced barrier thickness • Low- k (3.0) dielectric • Dual damascene Cu interconnect and plugs	-10%	-27%	-16%

Another benefit from the implementation of copper is that smaller linewidths can carry the same amount of current, permitting a tighter packing density on each metal level. This condition produces fewer overall levels of metal on a chip, leading to significantly reduced manufacturing costs.¹⁷

Copper is a relatively soft metal. It has superior resistance to electromigration, a common reliability problem with aluminum.¹⁸ This means that chips fabricated with copper can handle higher electrical power densities, which permits the development of new product applications. Table 12.3 compares Cu and Al for different properties and processes common in wafer fabrication.¹⁹

TABLE 12.3 Comparison of Properties/Processes Between Al and Cu

Property/Process	Al	Cu
Resistivity ($\mu\Omega\text{-cm}$)	2.65 (3.2 for Al—0.5% Cu)	1.678
Electromigration resistance	Low	High
Corrosion resistance (in air)	High	Low
Etch processing	Yes	No
CMP (chemical mechanical planarization) processing	Yes	Yes

Copper Challenges ■ There are three major challenges involved with using copper as semiconductor interconnects that distinguish it from traditional aluminum interconnects. These three challenges differ significantly from aluminum technology and must be resolved before the implementation of copper for IC interconnects.²⁰

1. Copper diffuses quickly into oxides and silicon. This is a concern if copper diffuses into the active region of the silicon (i.e., source/drain/gate region of the transistor) because it will damage the device by creating junction or oxide leakage.
2. Copper cannot be easily patterned using regular plasma etching techniques (see Chapter 16 for a discussion of etching). Copper dry etching does not produce a volatile by-product during the chemical reaction that is necessary for economical dry etching.
3. Copper oxidizes quickly in air at low temperatures ($<200^{\circ}\text{C}$) and does not form a protective layer to stop further oxidation.

These challenges are addressed by converting to dual damascene processing with special barrier metals optimized for copper. Damascene processing eliminates the need to etch copper. Furthermore, tungsten plugs are expected to be used as the first level of metal to contact the source, drain, and gate regions.²¹ This use of tungsten overcomes the concern of copper contaminating the silicon (referred to as copper poisoning). The tungsten may even be patterned for wiring of the local interconnect (LI). All other metal lines and vias for the multiple metal layers are expected to be copper.

Another major hindrance to converting to copper in semiconductor manufacturing is the natural reluctance to introducing new materials into production. New materials means there are new sources of contamination, new equipment and procedures, unpredictable results, and so on. Change always brings unforeseen problems that pose increased risks to the semiconductor manufacturer. However, these risks are balanced by the benefits from changing the interconnect material in order to improve IC performance.

Barrier Metals

A more effective way to make reliable ohmic contacts to shallow junctions without material diffusion or problems such as junction spiking is to use barrier metallization. A *barrier metal* is a thin layer of deposited metal or metals that is designed to prevent intermixing of the materials above and below the barrier (see Figure 12.7). The thickness of barrier metals has typically been around 100 nm for features sizes in the $0.25\text{-}\mu\text{m}$ generation, which is substantially thinner than the 400 to 600 nm thickness required for $0.35\text{-}\mu\text{m}$ generation of devices. Thickness of barrier metals is projected to decrease to 23 nm or less for the $0.18\text{-}\mu\text{m}$ technology node and beyond.²²




FIGURE 12.7 Barrier Layer for Copper Interconnect Structure

Barrier metals are widely used in semiconductor manufacturing. For contacts between the tungsten (W) plug that connects the aluminum interconnect wiring and the silicon source/drains, the barrier metal prevents the silicon and W from coming into contact with each other. This barrier prevents diffusion between the W and silicon and any junction spiking.

The essential properties of an acceptable barrier layer metal are:

1. Good diffusion barrier properties so that the diffusivity of the two interface materials (e.g., tungsten and silicon) is low at the sintering temperature (*sintering* refers to joining the materials by thermal means).
2. High electrical conductivity with low ohmic contact resistance.
3. Good adhesion between the semiconductor and the metal.

4. Resistance to electromigration.
5. Stability when thin and at high temperature.
6. Resistance to corrosion and oxidation.

Metals commonly used for barrier metals are a class of high melting point metals known as *refractory metals*. Common refractory metals used in multilevel metallization for wafer fabrication are titanium (Ti), tungsten (W), tantalum (Ta), molybdenum (Mo), cobalt (Co), and platinum (Pt). Refractory metals have been used in wafer fabrication since the 1960s, such as in the formation of Schottky barrier diodes in bipolar processes. The benefits of using titanium as a barrier metal for aluminum alloy wiring are improved adhesion, reduced contact resistance, reduced stress, and controlled electromigration. To achieve good barrier properties, wafers undergo a clean step (referred to as *sputter etch* and explained in a later section) before deposition in the processing chamber to remove native oxides and oxide residues on the wafer.

Titanium tungsten (TiW) and titanium nitride (TiN) are two common barrier metal layers that inhibit diffusion between the silicon substrate and aluminum. TiN is widely used in ULSI manufacturing for its superior barrier performance in aluminum alloy interconnect processing. TiN functions as a barrier metal for both tungsten and aluminum. TiN is also widely used as an antireflective coating on aluminum to improve the photolithography patterning process (see Chapter 14). However, TiN does not produce good contact resistance to silicon. To resolve this problem, a thin layer of titanium (e.g., several hundred angstroms or less) is typically deposited before the TiN so that it can react with the underlying material as a silicide (see the following section for an explanation of silicide) and lower the contact resistance. The Ti and TiN are typically deposited in a cluster tool to keep oxides from forming between the two layers.

Copper Barrier Metals ■ Barrier metals are critical for copper metallurgy. Cu has high diffusivity in silicon and silicon dioxide, which will destroy device performance. Traditional barrier metals are not sufficient barriers for copper. Cu requires complete encapsulation by a thin-film barrier layer that functions as an adhesion promoter and effective diffusion barrier.²³ There is a trade-off between these two requirements since good adhesion requires some reaction with Cu, whereas a good barrier metal should not react with Cu. The special barrier metal requirements for copper are:²⁴

1. Prevent copper diffusion.
2. Low film resistivity.
3. Good adhesion to both dielectric material and copper.
4. Compatible with chemical mechanical planarization (CMP).
5. Metal layer is continuous and conformal with good step coverage and deposition in high aspect ratio gaps.
6. Minimal thickness to allow the copper to occupy the maximum cross-sectional area.

For Cu interconnect metallurgy, tantalum (Ta), tantalum nitride (TaN), and tantalum silicon nitride (TaSiN) are candidate materials for barrier metals (see Figure 12.8). The diffusion barrier must remain thin (about 75 Å) so that it does not affect the resistivity of the high-aspect ratio plug while still acting as a barrier metal. This condition is difficult to maintain as geometries continue to shrink and metals are deposited into high-aspect ratio vias. Research has shown Ta has good barrier and adhesion properties for copper, whereas TiN, a traditional barrier metal for Al/SiO₂ interconnects, has good barrier properties but poorer adhesion.²⁵ If TaN is used, it is obtained by small amounts of nitrogen doping or by deposition with a tantalum nitride compound. Investigations have also shown tungsten nitride (WN) functions as an effective barrier for Cu metal.²⁶ There is ongoing research in the development of barrier metals for Cu metallurgy.

Copper barrier layers can be deposited by using high-density plasma CVD (HDPCVD) or ionized metal plasma physical vapor deposition. Ionized metal plasma PVD for tantalum achieves good step coverage. For deposition with high aspect ratio gaps, then HDPCVD barrier deposition is often the choice.²⁷

FIGU

Silic

Refra
comp
metal
cause
and g
conta

Ti

FIGU

page
(abou
ducin
polys

silicic
ical a
ble at
310 li
tempe
becau




FIGURE 12.8 Ta for Copper Barrier Metal

Silicides

Refractory metals react with silicon when alloyed together to form a silicide. A *silicide* is a metal compound that is thermally stable and provides for low electrical resistivity at the silicon/refractory metal interface (see Figure 12.9). Refractory metal silicides are important in wafer fabrication because of the need to reduce the electrical resistance of the many silicon contacts in the source/drain and gate regions for chip performance. Titanium and cobalt are common refractory metal used for contacts in aluminum interconnect technology.




FIGURE 12.9 Refractory Metal Silicide at a Silicon Contact

If the refractory metal is reacted with polysilicon, it is called a *polycide* (see Figure 12.10 on page 310). Doped polysilicon is used as the gate electrode and has a relatively high resistivity (about $500 \mu\Omega\text{-cm}$), which leads to an undesirable RC signal delay. A polycide is beneficial for reducing the series resistance of an interconnection to polysilicon. At the same time, it maintains polysilicon's good interfacial characteristics to oxides.

Silicides improve contact resistance by reducing residual oxides on the silicon surface during silicide formation. Silicides form extremely good metallurgical contact to the silicon, serving as a critical adhesion layer between the contact metal and the silicon junction regions. Many silicides are stable at temperatures exceeding 1000°C with a relatively high eutectic temperature. Table 12.4 on page 310 lists some properties of common silicides used in wafer fabrication.²⁸ Recall that the eutectic temperature is the lowest temperature where the alloy melts. It is undesirable for the silicide to melt because the liquid alloy can extend into the substrate material and cause junction spiking.




FIGURE 12.10 Polycide on Polysilicon

TABLE 12.4* Some Properties of Select Silicides

Silicide	Lowest Eutectic Temperature (°C)	Typical Forming Temperature* (°C)	Resistivity ($\mu\Omega\text{-cm}$)
Cobalt/silicon (CoSi_2)	900	550–700	13–19
Molybdenum/silicon (MoSi_2)	1410	900–1100	40–70
Platinum/silicon (PtSi)	830	700–800	28–35
Tantalum/silicon (TaSi_2)	1385	900–1100	35–55
Titanium/silicon (TiSi_2)	1330	600–800	13–17
Tungsten/silicon (WSi_2)	1440	900–1100	31

* B. El-Kareh, *Fundamentals of Semiconductor Processing Technologies*, (Boston: Kluwer Academic Publishing 1995), p. 537.

Silicide formation typically requires the refractory metal be deposited on the silicon wafer, followed by a high temperature thermal anneal process to produce the silicide material. In areas where there is silicon, the metal reacts to form a silicide. In other areas on the wafer surface, such as where there is SiO_2 , there is little or no silicide formation. Often this thermal anneal step uses a rapid thermal anneal (RTA) process in a multichamber cluster tool.

TiSi_2 has traditionally been the most common contact silicide for wafer fabrication, serving as the contact between the transistor active regions of silicon and the tungsten plug. It is often referred to as the glue that holds the tungsten to the silicon. Its beneficial properties are high temperature stability, compatibility with self-aligned contact processing (discussed in the following section), low resistivity when compared to other silicides, and its compatibility with TiN barrier metals.²⁹ TiSi_2 forms two different grain phases (a phase is a physically homogeneous material state) as it is annealed, a low-temperature C49 phase and a high-temperature C54 phase (see Figure 12.11). Both of these phases are TiSi_2 .

The C49 phase of TiSi_2 forms at an anneal temperature of 625 to 675°C with a resistivity of 60 to 65 $\mu\Omega\text{-cm}$. The C54 phase is formed in a second anneal following the C49 phase formation and requires a temperature of 800°C or more. It has a much lower resistivity of only 10 to 15 $\mu\Omega\text{-cm}$, which is desirable to lower the overall contact resistance.³⁰

However, at the time of this writing, TiSi_2 appears limited in its future use as a contact silicide in sub-0.25 μm technologies. Contacts for ultrashallow source/drain junctions are becoming thin. TiSi_2 is undesirable for thin contacts because the silicide resistivity increases.³¹ It is also difficult to form this contact during the second anneal because of critical time at temperature requirements.

The silicide that appears promising for the 0.18 μm and below technology nodes is cobalt silicide (CoSi_2). This silicide maintains a reduced contact resistance of 13 to 19 $\mu\Omega\text{-cm}$ after its


	Sintering Temperature	Resistivity
TiSi_2 -C49 	625–675°C	60–65 $\mu\Omega\text{-cm}$
TiSi_2 -C54 	800°C	10–15 $\mu\Omega\text{-cm}$

FIGURE 12.11 Anneal Phases of TiSi_2

anneal operation, even with deep submicron geometries of 0.18 μm and less. This reduced resistivity occurs because the grain size of CoSi_2 is about ten times smaller than the grain size of TiSi_2 . Therefore, the low resistance phase is completely nucleated and grown during the thermal anneal operation. A CoSi_2 contact is also easier to form because of the smaller grain size.

Note that a silicide is not a barrier metal. In some silicides it is found that silicon diffuses rapidly through them. This diffusion occurs during heat treatment of the metal-silicide-silicon system where silicon diffuses through the silicide to the metal, which then reduces the integrity of the system. The solution to this problem is to place a metal barrier layer between the silicide and the metallization layer (discussed in the preceding section). A common silicide barrier film is titanium nitride (TiN), which is effective for both tungsten and aluminum. A tantalum-based barrier layer is anticipated for copper metallurgy.

Salicide ■ Because of the need to scale device sizes in VLSI and ULSI to optimize performance, the cross-sectional area of the source/drain (S/D) contact between the silicon and the first metal layer is small. This small size leads to increased resistance. A technique to decrease contact resistance at the source and drain areas by providing stable contact structures is referred to as a salicide. A *salicide* approach (taken from the expression *self-aligned silicide*) is used to create silicides that are properly aligned with the exposed silicon of the source, drain, and polysilicon gate. There are numerous chip performance issues that depend on salicide formation (see Figure 12.12).

The basic salicide steps are shown in Figure 12.13 on page 312. This process flow corresponds to Step 6 of the CMOS process flow described in Chapter 9. To form a salicide, oxide has been previously deposited and etched back with a dry plasma etch to leave oxide sidewall spacers




FIGURE 12.12 Chip Performance Issues Related to a Salicide Structure

on the side of the polysilicon gate (Step 5 of the CMOS process flow described in Chapter 9). With the sidewall spacers, only the top poly surface of the gate is exposed. After an HF-dip clean step to remove native oxides, a 250 to 350 Å thin layer of titanium metal is deposited on the wafer. The refractory metal undergoes an RTP rapid anneal at 600 to 800°C to create the high-resistivity C49 titanium silicide phase wherever the refractory metal contacts silicon. The sidewall spacer keeps the S/D TiSi_2 from shorting out to the sides of the gate poly, while the oxide of the shallow trench isolation separates the devices. After the first RTP anneal, all unreacted titanium is removed by a wet chemical etch in ammonium hydroxide (NH_4OH) and hydrogen peroxide (H_2O_2). TiSi_2 remains and covers the S/D areas and top surface of the poly gate. A second RTP silicide anneal at 800 to 900°C creates the low-resistivity C54 metallic silicide. A major benefit of the salicide process is the avoidance of alignment tolerances that would occur if patterning were required to align the refractory metal on the silicon contact. Care must be taken during the anneal steps to avoid oxygen contamination in the furnace tube. Titanium reacts easily with oxygen to form undesirable titanium oxides. This oxide contamination can promote silicide formation on top of the oxide spacer regions, leading to a short between the polysilicon gate and source or drain.




FIGURE 12.13 Formation of Self-Aligned Metal Silicide (Salicide)

Metal Plugs

Multilevel metallization creates the need for billions of vias filled with metal plugs to form electrical pathways between two metal layers. A contact plug is also used to connect the silicon devices in the wafer to the first level of metallization. The most common metal currently used for plugs is tungsten (W), which is why plugs are often referred to as *tungsten plugs* (see Figure 12.14). Tungsten has been traditionally used as a plug material because of its ability to uniformly fill the high-aspect ratio vias when deposited by chemical vapor deposition (CVD) methods. Tungsten is resistant to electromigration failure. It also serves as a barrier to inhibit diffusion and reaction between Si and the first metal layer. Tungsten is a refractory material with a melting point of 3,417°C and a bulk resistivity of 52.8 $\mu\Omega\text{-cm}$ at 20°C.

Aluminum would be desirable as a plug material because of its lower resistivity (2.65 $\mu\Omega\text{-cm}$ at 20°C), but sputtered aluminum cannot fill high-aspect ratio vias (see the next section for a description of sputtering). For this reason aluminum is used as the interconnect material and tungsten is limited to the plug. There has been recent interest in reflow aluminum plugs, where aluminum is sputter deposited into the via and then reflowed by a high-temperature anneal with a rapid thermal processor (RTP).³²




FIGURE 12.14 Tungsten Plug for Multilevel Metal Layers

METAL DEPOSITION SYSTEMS

The traditional metallization techniques used in semiconductor manufacturing fall under a category called *physical vapor deposition (PVD)*. PVD has been done with filament evaporation, followed by electron beam evaporation and, most recently, sputtering. Chemical vapor deposition (CVD) has recently become a frequently used technique to deposit metal films. Each change in the deposition system has brought improved control of thin film properties and quality.

During the SSI and MSI eras of semiconductor manufacturing, evaporation was the method for metallization. It was replaced by sputtering primarily because evaporation has poor step coverage. Evaporation is still used in research applications and for semiconductors using III-V technologies. It is also used in some specialized areas, such as for C4 bump deposition during packaging (see Chapter 20).

Electroplating technology has been employed in various applications. In recent years it has been used for thin film head metallization in the disk drive industry. However, electroplating is just now being introduced for semiconductor manufacturing as a copper deposition method. It is the early deposition method of choice for creating copper interconnects.

The different metal deposition systems used in traditional and dual damascene metallization are:

- ◆ Evaporation
- ◆ Sputtering
- ◆ Metal CVD
- ◆ Copper electroplate

Evaporation

In the early days of semiconductor manufacturing, all metal layers were deposited by the PVD method of *evaporation*. Since the late 1970s, sputtering has replaced evaporation in most silicon wafer technologies in order to gain improved step coverage, gap fill, and yield. It is beneficial to review evaporation to understand how it functions and why the silicon industry changed to sputtering.

The process of evaporation consists of placing the material to be deposited in a crucible and heating it inside a vacuum chamber until it vaporizes (see Figure 12.15 on page 314). The most typical method of heating was the use of an electron beam to heat the metal placed in a crucible. By maintaining a high vacuum in the evaporator, the mean free path of the vapor molecules is increased, and the vapor travels in a straight line in the chamber until it strikes a surface and condenses to form a film.




FIGURE 12.15 Simple Evaporator

The biggest drawback to evaporation was the inability to produce uniform step coverage. As the industry progressed to VLSI and ULSI technology, metallization needed to be capable of filling higher aspect ratio holes and producing conformal step coverage. Evaporators made some progress for step coverage by heating the wafers and rotating the wafers in the chamber with a hemispherical cage. However, evaporator technology is not able to form a continuous film over features with an aspect ratio greater than 1.0:1, and is marginal for an aspect ratio of 0.5:1 to 1.0:1. This drawback to evaporation led to its demise in IC production.

Another serious drawback of evaporation is its limitation for depositing alloys. The evaporator requires multiple crucibles for the different materials, which is a problem because of the different vapor pressures of the materials. This limitation makes it difficult to control the ultimate composition of the deposited alloy with any degree of accuracy.

Ultimately, the wafer fabrication industry quickly replaced evaporators with sputtering systems due to their improved step coverage capability. The evaporator is still used in research applications and for some compound semiconductor technologies that can actually use the poor step coverage of evaporators to their advantage during specialized processing. In addition, evaporators are still sometimes used in the chip packaging process to deposit solder bumps on the chip surface (see Chapter 20).

Sputtering

Sputtering, a form of physical vapor deposition (PVD), was discovered in 1852 by Sir William Robert Grove and developed as a thin film deposition technique in the 1920s by Langmuir.³³ As its name implies, sputtering is mainly a physical, rather than chemical, process. In the sputtering process, high-energy particles strike a solid slab of high-purity target material and physically dislodge atoms. These sputtered atoms migrate through a vacuum and eventually deposit on a wafer.

The advantages of sputtering are:³⁴

1. Ability to deposit and maintain complex alloys.
2. Capability to deposit high-temperature and refractory metals.
3. Ability to deposit controlled, uniform films on large wafers (200 mm and larger).
4. Capability of multichamber cluster tools to clean the wafer surface for contamination and native oxides before depositing metal (referred to as *in situ sputter etch*).

While sputtering was a big improvement in gap fill over the earlier metallization method of evaporation, its limited capability for step coverage and filling high-aspect ratio gaps makes it insufficient for ULSI applications.³⁵ Over the years, improvements have been made to the sputtering

pro-
For
don
see
reas

Bas

1

2

3

2

5

6

spu
(wa
whi
call
Tar
talk
the
able

neg
ator
sorr
ber
spu

FIG

process to obtain better step coverage, including recent advances with ionized metal plasma PVD. For critical applications, such as the step coverage in tungsten plugs, deposition will usually be done with a CVD metal process. Sputtering continues to be used for depositing critical barrier and seed layers, such as tantalum/tantalum nitride used in copper metallization (when the aspect ratio is reasonable).

Basic Sputtering Steps ■ There are six basic steps to sputtering:³⁶

1. Positive argon ions are generated in a plasma in a high vacuum chamber and accelerated toward a target material at a negative potential.
2. During acceleration, the ions gain momentum and strike the target.
3. The ions physically dislodge (sputter) atoms from the target, which has the desired material composition.
4. The dislodged (sputtered) atoms migrate to the wafer surface.
5. The sputtered atoms condense and form a thin film on the wafer surface with essentially the same material composition as the target, following the stages for thin film growth outlined in Chapter 11.
6. Excess material is removed from the chamber by vacuum pump.

To illustrate sputtering, Figure 12.16 shows the basic configuration of a simple, DC diode sputter deposition chamber with parallel plates. It consists of the solid *target* material, a substrate (wafer), and a vacuum enclosure. The target is electrically grounded and referred to as the *cathode*, while the substrate has a positive potential and is termed the *anode*. The anode and cathode are both called *electrodes*. The sputtering target is composed of the necessary material for deposition. Targets are manufactured to achieve a homogeneous composition, fine grain size, and specific crystallographic orientation, all of which contribute to achieving a uniform film deposition rate across the wafer.³⁷ Target purity levels of 99.999% (5 nines) or better are required for achieving acceptable film purity for sub-0.25 μm geometries.

A high density of positive ions from an argon gas glow discharge is strongly attracted to the negative target material, striking it at high velocity and dislodging the atoms to be deposited. The atoms are sputtered (knocked off) from the target material and scatter in the chamber; eventually some come to rest on the wafer or the chamber walls. This action necessitates cleaning of the chamber in some systems. The atoms on the wafer nucleate and grow a thin film. An important aspect of sputtering is that this process can be used to sputter-deposit alloys, in particular aluminum-silicon




FIGURE 12.16 Simple Parallel Plate DC Diode Sputtering System

and aluminum-copper alloys. For instance, if the target material is aluminum with 1% copper, then the deposited film will be aluminum with 1% copper (at steady-state conditions).

The latest technology of sputtering equipment systems are multichamber cluster tools. The system has a loadlock that moves single wafers from the wafer cassette to its ultimate base vacuum pressure. The loadlock may consist of dual loadlocks to move the wafer through a staged vacuum sequence from ambient atmosphere to base vacuum pressure. A robot transfer system designed specifically for the cluster tool environment moves wafers from the various process chambers and a buffer chamber. It is important that the robot operate without generating particles and be extremely reliable. Cluster tool robots are often magnetically coupled, which permits the robot drive motor to remain on the outside of the process chambers to reduce particles.

Vacuum conditions are important in the sputtering chamber to create the plasma and maintain purity of the deposited films, with base vacuum typically at 10^{-7} torr during initial pump down. The rate that argon gas enters the process chamber is critical because it causes the pressure to rise in the chamber. With the argon and sputtered material in the chamber, the pressure rises to about 10^{-3} torr. The hot, high-vacuum environment of the process chamber promotes the formation of the sputtered atoms into thin films on the wafer surface.

Physics of Sputtering ■ An essential aspect of sputtering is the formation of the ionized argon gas into a plasma (see Chapter 8). Argon is used as the sputtering ion species because it is relatively heavy and is a chemically inert gas, which keeps it from reacting with the growing film or the target. If a high-energy electron strikes the neutral argon, the collision knocks off outer electrons and creates a positively charged argon ion. This energetic particle is used to strike the negatively charged target material to be sputtered.

Sputtering Mechanism. Positively charged argon ions in the plasma are strongly attracted to the negative potential of the cathode target. The charged ions accelerate and acquire kinetic energy (or energy of motion) as they pass through the voltage drop of the glow-discharge dark space (see Chapter 8 for a description of glow discharge). When the Ar ions strike the target surface, the momentum of the Ar ion transfers to the target material to dislodge one or more atoms. This action is referred to as *momentum transfer*. The ejected neutral atom or atoms move through the plasma (with a small chance of being ionized) and land on the wafer. The incident ion energy must be large enough to dislodge target atoms but not so large that the ion penetrates into the target material. Typical sputtering ion energies range from 500 to 5,000 eV.

An analogy for dislodging metal atoms from the surface of the target material during sputtering is hitting billiard balls in a pool game. Even though the cue ball in pool is travelling in one direction, the billiard balls can be knocked in some other direction. This same effect occurs in sputtering, where the argon ion impacts the target and dislodges one or more atoms from the surface of the target (see Figure 12.17).




FIGURE 12.17 Dislodging Metal Atoms from Surface of Sputtering Target

The *sputtering yield* is defined as the number of atoms ejected by the target (cathode) per incident ion that strikes it. The yield largely determines the rate of sputter deposition. It varies from about 0.5 to 1.5. A sputter yield of 0.5 means that, on the average, two ions must strike the target for one atom to be ejected. The sputter yield depends on the following conditions:³⁸

1. Incident angle of the bombarding ions.
2. Composition and geometry of the target material.
3. Mass of bombarding ions.
4. Energy of the bombarding ions.

A method of increasing the sputtering deposition rate is to confine the plasma to the region between the target and wafers. Due to the ionization process, there are dark spaces just to the front and the sides of the target. Dark space shields are placed on the sides of the target to prevent target material from being sputtered on the sides, since this material will never deposit on the wafers. Shields require periodic changing because sputtered target material builds up on the surface and causes particulate contamination.

Targets undergo erosion from the ion bombardment and are replaced when about 50% or more of the target material is removed.³⁹ Much of the energy consumed during the sputtering process is dissipated as heat in the target, or by emission of secondary electrons and photons by the target. For this reason, cooling of the target material is done to maintain a low target temperature.

In addition to being struck by the sputtered atoms, the substrate has other species landing on it (see Figure 12.18). These species cause heating of the substrate (up to 350°C) which leads to uneven film deposition. The high temperature can also create an undesirable aluminum oxide during aluminum deposition, which interferes with the sputtering process. The many species impinging on the wafer surface during diode sputtering also increase the possibility of damage due to radiation to sensitive devices.




FIGURE 12.18 Different Species Landing on Substrate

Note the presence of the impurity gas atoms during diode sputtering. This is a problem if the impurity atoms are incorporated into the growing film on the substrate. The sources of contaminants are: (1) impure sputtering gas, (2) outgassing from the wafer holder, (3) outgassing from chamber walls, and (4) vacuum leaks.⁴⁰ It is necessary to use ultrahigh purity (UHP) sputter gases and to verify there are no chamber leaks.

The spacing between the cathode and anode must be optimized for each sputtering system. The goal is to have as many sputtered atoms as possible be deposited on the wafers and form the desired film.

The sputtering system described thus far is a simple DC diode system that has a DC voltage applied between two electrodes (cathode and anode). The DC diode sputtering system has serious drawbacks that limit its use in manufacturing. A DC diode type sputtering system cannot be used to sputter dielectrics because the electrodes become coated with the dielectric and the glow discharge cannot be sustained. The target rapidly builds up a positive charge, which repels incoming positive ions. DC diode type sputtering is also not capable of performing a sputter etch. *Sputter etch* (or *reverse sputter*) is a preclean step where the sputter process is reversed and argon atoms are used to remove thin native-oxide layers and remaining etch residues that contaminate contacts and vias. In other words, the wafer is sputtered instead of the target. This sputter etch preclean is important in multichamber cluster tools because of the benefit of cleaning followed by deposition without removing the wafer from the vacuum environment.

Three types of sputtering systems are covered in the following pages:

- ◆ RF (radio frequency)
- ◆ Magnetron
- ◆ IMP (ionized metal plasma)

The simple RF sputter system is not used in wafer fabrication because of its inherent inefficiency. The magnetron has traditionally been the most widely used sputter system, and ionized metal plasma (IMP) is becoming more common for sub-0.25 micron technology.

RF Sputtering ■ In an *RF sputtering* system, an RF field is used to create the plasma instead of the DC field described above. The RF frequency has commonly been 13.56 MHz. It is applied to the back surface of the target electrode and capacitively coupled to its front surface (see Figure 12.19). Both the electrons and ions in the plasma are exposed to the RF field, but due to the high frequency, the electrons respond most strongly. The chamber and electrode behave like a diode, creating a high amount of electron flow and resulting in a negative charge on the target electrode. This negative charge (produced by a self-bias) attracts positive argon ions, which sputter material from the insulator or non-insulator target.⁴¹




FIGURE 12.19 RF Sputtering System

The wafer can be electrically biased to put it at a different field potential than the argon. The bias applied to the wafer causes the argon atoms to strike the wafer directly. This RF biasing permits the exposed wafer surface to be sputter etched and cleaned.

In practice, an RF sputtering system is limited because it does not have a high sputtering yield, leading to a low deposition rate. Many of the secondary electrons emitted by the target pass through the discharge region without contributing to the creation of plasma. The sputtering rate of the target would be much higher if these secondary electrons were involved in ion collisions, leading to the creation of more ions to bombard the target. To overcome this inefficiency and to achieve high metal deposition rates necessary for wafer fabrication, the concept of magnetron sputtering was developed.

Magnetron Sputtering ■ Magnetron sputtering employs magnets configured around and behind the target to capture and restrict the electrons in front of the target (see Figure 12.20). This setup increases the ion bombardment rate on the target in order to produce more secondary electrons, which then increases the ionization rate in the plasma. The end result is that more ions cause more sputtering of the target, which increases the deposition rate of the system. The invention of magnetron sputtering to improve the deposition rate is one of the main reasons why sputtering has become the leading process for single-wafer deposition systems for aluminum and contact alloys used in metallization.




FIGURE 12.20 Magnetron Sputtering

The magnetron sputtering design requires a substantial amount of power supplied to the argon plasma to maximize the sputtering rate (about 3kW to 20 kW of power). Because the sputtering target absorbs most of this power and is in contact with the cathode, cooling of the cathode is required. An important challenge is uniformity of the sputtered deposit on large wafers. To achieve high deposition rates and film uniformity in single-wafer cluster tools, new cathodes have been developed with rotating, rare earth, high-strength permanent magnets.⁴²

Step Coverage. Sputtering requires a vacuum environment with high-purity argon to avoid contamination from residual gas. The vacuum during the sputtering process is around 1 mtorr, with a mean free path of several centimeters. This is approximately the distance between the target and wafer. Because of this distance, atoms dislodged from the target essentially pass on to the wafer by following a line-of-sight path.

This line-of-sight path for the ejected atoms exiting at many different angles from the target causes poor coverage on steps and sidewalls in contacts and vias. Due to their geometry, the sidewalls and bottoms of high-aspect ratio contact windows and vias will receive only 10% or less of the metal deposited on the top surface.⁴³ For this reason PVD is not usually chosen when depositing a material on high aspect ratio steps and trenches.

Collimated Sputtering. To achieve increased coverage on the bottom and side of a contact or via, directional enhancement can be achieved by the use of *collimated sputtering* (see Figure 12.21). The collimator is configured so that it appears as the electrical ground for the plasma. In this manner, any neutral species sputtered from the target at a high angle is intercepted and deposited on the collimator. Other atoms that are ejected straight back from the target will pass by the collimator and deposit on the bottom of the contact hole. At the same time, a collimator reduces side-wall coverage in the contact or via.




FIGURE 12.21 Collimated Sputtering

The use of a collimator means that a large portion of the sputtered material will not reach the wafer, since most of the sputtered material ends up on the collimator. This result lowers the sputter yield and increases the cost of deposition, since fewer sputtered atoms reach the wafer. At the same time, maintenance costs increase because the target is less efficient. Given these problems, it is more efficient to use ionized metal plasma (IMP) or CVD deposition over magnetron sputtering if step coverage is a critical factor.

Ionized Metal Plasma (IMP) ■ A problem for sputtering technology in wafer fabrication for high performance ICs is that as feature sizes shrink, the capability to sputter into high aspect ratio vias and narrow trenches becomes limited. A recent development in PVD to overcome this problem is *ionized metal plasma PVD (IMP or ionized PVD)*, which was introduced in the mid-1990s. In this approach, the sputtered metal is ionized in an RF plasma at a pressure of 20 to 40 mtorr (see Figure 12.22). The positive metal ions then travel in a highly directional, vertical path toward a wafer configured with a negative voltage bias. This voltage bias can also be used to control the energy of the incoming metal ions, which helps reduce damage to the surface of the wafer.⁴⁴ Biasing the wafer enables a higher degree of film conformality in the bottom and corners of high aspect ratio gaps.

Ionized PVD achieves good hole-fill for Ti and TiN on structures with 0.25-micron contacts and vias and 6:1 aspect ratios, with 70% bottom coverage, 10% sidewall coverage, and excellent sidewall integrity. This coverage is critical in the bottom, bottom corner, and lower sidewall areas of holes with a typical 85° sidewall angle.

Ionized PVD is used in production to deposit titanium and titanium nitride barrier films for devices at the 0.25 μm and below generations with high-aspect ratio contact and via structures.⁴⁵ It is also capable of depositing tantalum, tantalum nitride, and copper, which are important metals for copper metallization. The development of ionized PVD has further improved sputtering to extend its usefulness in high-aspect ratio gap fill.

Metal CVD

The use of chemical vapor deposition (CVD) for metal deposition is increasing because of its superior conformal step coverage and void-free filling of high-aspect ratio contacts and vias. These factors are critical for wafer fabrication as feature sizes decrease to the 0.15- μm generation and

FIGURE

beyc
 μm

Tun,
proc
silic
tivity
How
dam

1.

2.

enha
chan
oper
prod
meth

nons
appr

mecl
layer
react
react
hydr

tun




FIGURE 12.22 Concept of Ionized Metal Plasma PVD

beyond. The projected aspect ratio for vias in DRAM memory is projected to be 7:1 for the 0.15- μm generation, and 2.4:1 for logic.⁴⁶

Tungsten CVD ■ *Tungsten (W) CVD* is used in multilevel interconnection technology as the process to deposit the via plug and to act as the contact plug between the first metal layer and the silicide contact. Tungsten CVD is also used as the local interconnect (LI) because of its low resistivity. Tungsten has performed reliably, with billions of W CVD plugs used on one microchip. However, its usefulness as a vertical interconnect may be limited with the introduction of the new damascene copper metallization scheme.


Tungsten CVD is common as a plug material due to:

1. Excellent step coverage and gap-fill, particularly in high-aspect ratio vias.
2. High electromigration resistance.

Low-pressure CVD (LPCVD) is the usual method for depositing W plugs, along with plasma-enhanced CVD (PECVD). Reactors are both hot- and cold-wall and configured as batch or multi-chamber cluster tools. The most common source gas for W is WF_6 .⁴⁷ Sputtering costs less to operate than CVD for W deposition but has traditionally poorer directional control. This coverage produces nonuniform tungsten deposition quality in vias, which is why CVD has been the preferred method. This may change with the recent development of ionized PVD.

Tungsten CVD is typically deposited in blanket films. Blanket deposition deposits tungsten nonselectively on the entire wafer surface, including the via pathways, and is the most common approach.

Blanket Tungsten CVD Deposition. Blanket tungsten deposition followed by chemical mechanical planarization (CMP) is the common method used to fill vias to connect between metal layers. As always in CVD, the properties of the film deposited with CVD depend on the chemical reactions that occur at the wafer's surface. For blanket tungsten CVD, the most frequently used reaction is the reduction of tungsten hexafluoride (WF_6) by hydrogen to produce tungsten and hydrogen fluoride:





PVD Cluster Tool
(Photo courtesy of Applied Materials, Inc.)

Typically the first step in blanket tungsten CVD is to deposit a titanium/titanium nitride (Ti/TiN) barrier layer (see Figure 12.23). The Ti is deposited before TiN to react with the underlying material and lower the contact resistance. If this is a contact in the first interlayer dielectric (ILD-1), then Ti reacts with silicon to form TiSi_2 silicide. The TiN functions as a barrier metal and adhesion promoter (glue layer) for tungsten. It needs a minimum bottom thickness of about 50 Å with continuous sidewall coverage to be an effective barrier metal and keep the tungsten from attacking underlying layers.⁴⁸ The Ti/TiN barrier layer may be deposited by IMP PVD. The TiN barrier metal may also be deposited either by CVD using ammonia and one of a number of precursor molecules, including the tetrakis dimethylamino titanium (TDMAT) or tetrakis diethylamino titanium (TDEAT). CVD has usually been preferred for TiN because of improved step coverage.

It is necessary to remove the excess blanket tungsten above the dielectric layer. This was previously done by a tungsten etchback process to remove the excess tungsten and leave a planarized plug. In 0.25-μm device generations and below, planarization of tungsten by chemical mechanical planarization (CMP) is the preferred process (CMP and etchback are addressed in Chapter 18).⁴⁹ Barrier metals such as TiN and Ti are used to prevent diffusion between the tungsten and the silicon.

FIGURE 12.23

Copper deposition and electroplating of the tungsten plug.

indicating wide range of CVD and metal deposition and

2C

process

Copper

The copper (EC) cost of the conductive for p





FIGURE 12.23 Blanket Tungsten CVD with Ti/TiN Barrier Metal

Copper CVD ■ *Copper (Cu) CVD* is a potential process for depositing a thin copper seed layer necessary for copper electroplating. The seed layer, or strike layer, is thin (about 500 to 1000 Å) and deposited on top of a diffusion barrier (most likely a Ta-based barrier metal). For successful electroplating, it is critical that this seed layer be continuous and free of pinholes and voids along the feature sidewalls and bottom. If a seed layer is not continuous, this can create a void in the electroplated copper. The excellent conformality of CVD is why this process has been investigated for the seed layer.

Cu Precursors. There are two precursors for CVD Cu, Cu(I), and Cu(II). Note that Cu(I) indicates a copper ion with a +1 positive charge and Cu(II) indicates a +2 positive charge. The most widely used Cu(I) precursor is Cu(hfac)(TMVS), chemical name trimethylvinylsilylhexafluoroacetylacetonate copper (I), chemical formula $C_{10}H_{13}CuF_6O_2Si$, and referred to by its trade name of CurpraSelect.⁵⁰ This molecule combines copper in a +1 oxidation state with TMVS and hfac ligands to make a clear yellow, liquid precursor (a ligand is a molecule or ion surrounding a central metal cation). TMVS is flammable, but the compound Cu(hfac)(TMVS) does not ignite easily. Cu(hfac)(TMVS) is compatible with industrial stainless steel delivery vessels. The CVD deposition proceeds by reducing a copper atom to metal while oxidizing another atom to Cu(hfac)₂ and releasing free TMVS as by-products. The chemical reaction is:



The most common Cu(II) precursor is Cu(hfac)₂. For example, the Cu(II) reaction can proceed by reduction in H₂:



Copper Electroplate

The transformation of IC fabrication to copper metallization is underway for all chip manufacturers. Initially, high-performance microprocessors and fast, static RAMs are being converted to copper technology. *Copper electroplate*, also known as *electroplating*, *electrochemical deposition (ECD)*, or *electrofill*, is the first-generation deposition method to be used for copper metallization. Cost and performance will be important issues that affect when copper will replace aluminum as the mainstream interconnect metallization. Electroplating has not traditionally been used in semiconductor manufacturing. However, it has been an important metallization process in other areas of electronic manufacturing, such as thin film heads used in disk storage devices and copper wiring for printed circuit boards. Therefore, its process and equipment requirements are well understood.



Copper Electroplating Tool
(Photo courtesy of Novellus)

Electroplating Fundamentals ■ The basic principle of electroplating copper metal is to immerse a wafer with a conductive surface into a solution of copper sulfate ($\text{Cu}(\text{SO}_4)$) which contains copper ions to be deposited (see Figure 12.24). The wafer and its seed layer are connected electrically to an external power supply as a negatively charged plate, or cathode. A solid piece of copper is immersed in the solution and configured as the positively charged anode. Electrical current passes through the wafer, into the solution, and through the copper anode.⁵¹ When current flows, the following reduction reaction occurs at the wafer surface to deposit copper metal:





FIGURE 12.24 Copper Electroplating

Metal copper ions on the cathode wafer surface are reduced to metal copper atoms during electroplating. At the same time, an oxidation reaction occurs at the copper anode that balances the current flow in the cathode. This reaction maintains electrical neutrality in the solution.

The quantity of copper deposited is directly proportional to the current delivered to the conductive wafer surface (Faraday's law of electrolysis).⁵² With this relationship, the basic parameters to control in electroplating are current and time. With no current flow, there is an equilibrium potential among the anode, cathode, and solution. When an external power source applies a voltage, a current flows between the anode and cathode and metal is deposited on the cathode proportional to the amount of current.

In practice, electroplating is complicated to control, especially the electroplating solution and how the current is applied. Given the high-aspect ratio holes and trenches that must be filled on high-performance ICs, electroplating is challenged to maintain a uniform current density in the holes. This condition is important because the plating rate is a direct function of current density. If there is a high current density at the top of the hole and a lower current density at the bottom of the hole, then copper will plate faster at the top.

Different types of voltage waveforms applied to the cathode/anode system can assist in plating high-aspect ratio holes. For instance, by applying an oscillating electric field and controlling the amplitude of the waveform, a deposit/etch (referred to as dep/etch) sequence is obtained. In this manner, the copper can be slightly removed (etched) in the high-density current regions to balance the copper gap-fill capability.


Because the copper electroplating metallization is a new process for semiconductor manufacturing, there are a host of other issues to address. For instance, it is important that no copper plate on the backside of the wafer. Electroplating also poses concerns for chemical control and disposal. It does simplify the metallization process somewhat by avoiding a high vacuum or complex heating of the wafer.

METALLIZATION SCHEMES

The strategy for metal interconnects for IC fabrication is undergoing dramatic change. After many years of development activities, copper is being implemented as the main chip interconnect conductor for a wide range of ICs.⁵³ Either aluminum or copper metallization is expected to be used for chip applications during a transition period until copper is fully implemented. The type of metallization scheme used depends on how the chip design is optimized for performance and price.

Traditional Aluminum Structure

The traditional interconnect metal has been an aluminum-copper alloy with an interlayer dielectric of SiO_2 to insulate between the metal layers. The process steps for the traditional aluminum



Blanket Aluminum Etch
(Micrograph courtesy
of Integrated Circuit
Engineering)

interconnect technology for an ILD-2 and metal-2 (one complete level) are described in Steps 11 and 12 of the process flow described in Chapter 9. This traditional process can be viewed as an *aluminum subtractive process* because the aluminum is deposited as a blanket film and then etched away (subtracted) to form the circuitry. The critical step that defines the width and spacing of the aluminum interconnect lines is metal etch, while SiO_2 is deposited into the narrow gaps between the lines.

New materials and processes are being rapidly introduced into advanced wafer fabs to support the 0.18- μm technology node with traditional aluminum alloy metallization. This is a transitional period until copper metallization is eventually implemented. As a rule, most fabs will change only one major microchip material at a time (e.g., metal or insulator) to minimize the inherent risk to production. With these new fabrication materials and their stringent processing requirements, the general trend is for increased use of high-density plasma CVD (HDPCVD) for dielectrics, a shift from sputtered metals to metal CVD, and increased use of chemical mechanical planarization (CMP). The goals are to increase product performance and manufacturing productivity.




Copper Damascene Structure

The semiconductor industry is implementing copper as the interconnect material for microchip fabrication. The traditional process flow will not be used for copper metallurgy because copper is not suitable for dry-etching. Copper also has special requirements to minimize its diffusion into silicon. To form copper interconnect wiring, a dual-damascene process is used to avoid copper etching. In the damascene process, it is no longer metal etch that defines the critical line width and spacing, but rather dielectric etch.


Dual Damascene Process ■ Since copper is difficult to etch, early developers of copper technology were forced to consider alternative approaches to creating metal lines. The *dual-damascene process* became the consensus process for copper metallurgy. It creates both the vias and lines for each metal layer by etching holes and trenches in the ILD, depositing copper in the etched features and using chemical mechanical planarization to remove the excess copper (referred to as *copper overburden*).

There are many possible scenarios for a dual-damascene process flow. Table 12.5 explains a basic process flow with the essential technologies that may or may not include all the steps performed by a particular manufacturer.

TABLE 12.5* Copper Metallization using Dual Damascene

Process Step	Description	Structure
1. SiO_2 deposition	ILD oxide deposition with PECVD to desired thickness for via. There is no critical gap fill; therefore, PECVD is acceptable.	
2. SiN etch stop deposition	Thin (250 Å) SiN etch stop is deposited on ILD oxide. The SiN needs to be dense and pinhole-free; therefore, HDPCVD is used.	
3. Via patterning and etch	Photolithography to pattern and dry etch via openings into SiN. Strip photoresist after completion of etch.	

Process Step	Description	Structure
4. Deposit remaining SiO_2	PECVD oxide deposition for remaining ILD oxide.	
5. Interconnect patterning	Photolithography to pattern SiO_2 trench with resist. Previously patterned via openings are located in trench.	
6. Etch trench for interconnect and hole for via	Dry etch trench in ILD oxide, stopping on the SiN layer. Etch continues to form via opening by passing through opening in SiN.	
7. Deposit barrier metal	Deposit Ta or TaN diffusion layer with ionized PVD on bottom and sidewalls of trench and via.	
8. Deposit Cu seed layer	Deposit continuous Cu seed layer with CVD. The layer must be uniform and free of pinholes.	
9. Deposit Cu fill	Deposit Cu fill with electrochemical deposition (ECD). Fill both via opening and trench.	

Process Step	Description	Structure
10. Remove excess Cu with CMP	Remove excess Cu using chemical mechanical planarization (CMP). This planarizes the surface and prepares for the next level. The resulting surface is a planar structure with metal inlays in the dielectric to form the circuitry.	

* P. Singer, "Making the Move to Dual Damascene Processing," *Semiconductor International* (August 1997): p. 79.

For dual-damascene processing, a two-tiered metal inlay is created that includes a series of holes (for contacts or vias) in addition to the interconnect trench for metal lines. The vias and metal line levels undergo copper fill concurrently, which saves a process step and eliminates the interface between the via and metal line.

There are different approaches to performing dual-damascene processing, each with their own set of challenges. Most of the manufacturing methods integrate the use of etch-stop materials to control how deep etching occurs for the via and trench. Etch stop is typically done by using a barrier metal such as silicon nitride (Si_3N_4 or Si_xN_y) as a hard mask at the bottom of the via or trench. Si_3N_4 etches at a much slower rate than the dielectric material, thus effectively stopping the etch process. Some approaches may even have two separate Si_3N_4 layers, which adds process complexity. In addition, Si_3N_4 has a high- k and increases the interlayer capacitance of the interconnect stack, which is why the Si_3N_4 layer needs to be thin.

The dual-damascene flow shown above has the via etch done in the same etch step as the trench, with the SiN etch stop to define the bottom of the trench. In other variations of dual-damascene, the via is etched first, then the trench is patterned and then etched. Trench structures created over topography from a previous via etch pose a significant challenge for photolithography.

The most important reason for using a damascene approach to copper metallization is to avoid metal etch. A second advantage to damascene processing is that there is no further need for dielectric gap fill between etched metal lines, since the dielectric is applied as a blanket and then etched.

The dual-damascene process in wafer fabrication potentially uses 20 to 30% fewer steps than traditional aluminum metal interconnect. Not only are there fewer manufacturing steps, but dual damascene also eliminates or reduces some of the most difficult steps of traditional aluminum metallization, including aluminum etch and many of the tungsten and dielectric chemical-mechanical polish steps.⁵⁴ Reducing process steps in wafer fabrication is important for improving the yield of the process, since fewer process steps translate to fewer sources of error that reduce assembly yield.

METALLIZATION QUALITY MEASURES

Wafer fabrication quality measures for metallization are provided in Table 12.6.

TABLE 12.6 Quality Measures for Metallization

Quality Parameter	Types of Defects	Remarks
1. Sputtered metal adhesion.	A. Metal layer does not adhere to substrate.	Parameters affecting film adhesion are: • Wafer contamination • Stress • Types of materials • Temperature of substrate • Argon pressure
2. Sputtered film stress.	A. Excessive stress leads to: • Cracks in the film surface. • Loss of film adhesion. • Increased resistivity in some materials.	Film stress can be caused by excessive temperature of the wafer substrate. Ways to reduce wafer temperature are: • Lower deposition rate • Increased backside cooling Cracks can cause: • Peeling of the film layer • Contaminant migration • Electrical opens or short. Measure film stress (bow of wafer surface) before and after deposition. Units for stress are dynes.
3. Sputtered film thickness.	A. Metal layer does not meet film thickness specifications (e.g., sheet resistance out of specification).	Parameters that affect film thickness are: • Incorrect recipe • Improper flow rates • Improper substrate temperature • Improper chamber pressure • Improper power supply energy • Wrong time setting
4. Uniformity of electroplated (electrochemical deposition, or ECD) metal film.	A. Nonuniform film thickness indicated by: • Inadequate gap fill and step coverage for high aspect ratio openings (nonuniform metal thickness at top and bottom of high aspect ratio holes). • Nonuniform deposition thickness across the wafer and from wafer to wafer. • Voids in film.	Critical parameters for electroplating film uniformity are: • Depositing a uniform CVD seed layer without voids. • Maintaining proper electroplating bath chemistry (composition and concentration) for organic additives, primarily brighteners and suppressors, to attain void-free deposition that fills bottom and sidewalls of gaps.

METALLIZATION TROUBLESHOOTING

Common troubleshooting problems for metallization are provided in Table 12.7.

TABLE 12.7 Common Metallization Troubleshooting Problems

Problem	Probable Cause	Corrective Actions
1. Degradation in step coverage of metal film.	A. Decrease in substrate temperature. For Al alloy sputter deposition, step coverage is dependent on the wafer temperature during deposition.	Heating the substrate to improve step coverage because surface mobility of deposited metal atoms improves.
	B. Increase in deposition rate.	Decrease deposition rate. Increase in sputter deposition rate may degrade step coverage due to reduced surface mobility because of arrival of more atoms at surface.
2. Vacuum chamber integrity.	A. Chamber cleanliness or moisture in chamber.	• Check for vacuum leaks or chamber outgassing. Residual gas in chamber that can change film reflectivity. • Check for O₂ or N₂ in metal films that can change resistivity and film stress. • Clean chamber and do H₂O bake-out.
	B. Outgassing or system leaks.	• Use helium leak detection to inspect for system leaks. • Assess the chamber conditions before deposition with residual gas analyzer.
3. Contamination of metal film.	A. Particles on surface of film.	Check the following common particle sources: • Dirty input wafers. • Problems in hand-off between robot and chamber mechanism. • Incomplete chamber cleaning between runs. • Dirty cassettes. • Contaminated nitrogen backfill.
4. Voids in copper trench fill after dual-damascene electroplating.	A. Excessive seed layer thickness on the wafer surface (field) that pinches off the via or trench, creating a center void in the film.*	Optimize the CVD Cu seed layer deposition by evaluating the electroplating current from the field to the bottom of vias and trenches. The goal is to deposit adequate seed layer at the bottom of a high-aspect ratio feature without increasing field thickness.
5. Excessive copper dishing after dual-damascene CMP.	A. Cu dishing for Cu CMP is often caused by tantalum diffusion barrier, which must be polished back in the presence of Cu.**	After Cu is polished, the Ta layer must be removed from the level. The Cu pad/slurry field does not effectively remove Ta. Options are: • Optimize the pad/slurry for Ta. • Minimize the Ta field level thickness.

* R. Jackson et al., "Processing and Integration of Copper Interconnects," *Solid State Technology* (March 1998): p. 56.

** Ibid.

SUMMARY

Metallization deposits a thin metal film to form the interconnect wiring and contact or via connections on the chip. There are six metal categories used in wafer fabrication, with specific requirements for optimum performance. Aluminum has been the traditional metal for interconnect lines. An ohmic contact is the low-resistance contact between silicon and the interconnect metal. Aluminum is sometimes alloyed with silicon to reduce junction spiking at the ohmic contact. Aluminum is often alloyed at 0.5 to 4% copper to minimize electromigration reliability problems. New interconnect metallization is based on copper metallurgy to decrease the metal resistivity. Copper combined with low- k dielectric will decrease the chip interconnect delay, but copper does require a new processing approach since it does not etch well. Barrier metals are used when joining metals. Different barrier metals have optimum properties depending on the application. A silicide is a refractory metal alloyed with silicon to improve contact resistance and adhesion. A salicide is a particular silicide that is aligned to the source, drain, and

gate structure. Metal layers are connected with vias filled with tungsten plugs. The most widely used metal deposition system is sputtering. Sputtering physically bombards a target to dislodge atoms and deposit the atoms as a thin film on the wafer surface. The three most common types of sputtering are RF, magnetron, and ionized metal plasma. RF sputtering is inefficient, while magnetron has a higher deposition rate but limited gap-fill capability. Ionized metal plasma has improved directionality for high-aspect ratio deposition. CVD metal has the best conformality and is used for tungsten plug fill and copper seed layer. Copper electroplate is the process chosen by major semiconductor manufacturers for copper wiring deposition. Traditional aluminum metallization deposits a blanket aluminum film and then etches line patterns to form interconnect wiring. Copper metallurgy will use a dual-damascene process that etches vias and trenches in dielectric, deposits copper fill, and then removes excess copper through chemical mechanical planarization.

KEY TERMS

interconnect
wiring
contact
vias
plug
eutectic temperature
anneal or sinter
ohmic contact
junction spiking
electromigration
hillocks
copper interconnect
barrier metal
refractory metals
silicide
polycide
salicide
tungsten plugs

evaporation
physical vapor deposition (PVD)
target
momentum transfer
sputtering yield
sputter etch (reverse sputter)
RF sputtering
magnetron sputtering
collimated sputtering
sputtered aluminum
ionized metal plasma PVD (IMP or ionized PVD)
tungsten (W) CVD
copper CVD
electroplate (electroplating, electrochemical deposition (ECD), or electrofill)
evaporation
aluminum subtractive process
dual-damascene process

REVIEW QUESTIONS

1. Define the following terms: interconnect, contact, via, and plug.
2. What metal has traditionally been used for interconnect wiring, and what is its replacement?
3. List and describe the seven performance requirements for metals used in wafer fabrication.
4. List the categories of metals and metal alloys used in semiconductor manufacturing.
5. Explain why aluminum has been the interconnect metal of choice for microchips.
6. What is an ohmic contact and what is its advantage?
7. Describe junction spiking and list the two primary ways it was resolved.
8. Discuss electromigration and how it affects reliability. How is electromigration controlled in aluminum wiring?
9. List and discuss the five benefits for introducing copper metallization.
10. What are the three major challenges for converting to copper for interconnects?
11. Explain what a barrier metal is and the essential properties of a barrier material. What metals are commonly used as a barrier metal?
12. List the special requirements for a copper barrier metal.
13. Define silicide and explain why refractory metal silicides are important in wafer fabrication.
14. What are the benefits of titanium silicide? Explain the C49 and C54 phase structures.
15. What silicide is promising for future wafer technology? Why?
16. What is the silicide process?
17. Describe a tungsten plug, and discuss how it is used in multilayer metallization.
18. Why was evaporation replaced as a metal deposition system?
19. Provide a short explanation about sputtering and how it works.
20. Is sputtering suitable for alloy deposition?
21. What are the advantages to sputter deposition?
22. List and explain the six steps to sputtering.
23. Explain the physics of sputtering.
24. Describe sputter yield.
25. What is the purpose of sputter etch?
26. Describe an RF sputter system. What is its major limitation?
27. Discuss how a magnetron sputtering system improves the deposition rate.
28. Explain why sputtering has poor step coverage. How does collimated sputtering improve step coverage?
29. Describe ionized metal plasma. How does this process improve high-aspect ratio gap fill?
30. What is the typical method for creating a tungsten plug in advanced ICs?
31. Why could CVD be used for the copper seed layer?
32. Explain the fundamental process of copper electroplate.
33. Why is traditional aluminum metallization a subtractive process?
34. What is the primary reason for implementing the dual-damascene process for copper?
35. List ten steps for a dual-damascene metallization process.

METALLIZATION EQUIPMENT
AND MATERIALS SUPPLIERS'
WEB SITES

Angstrom Sciences Inc.
Applied Materials
Genus Incorporated
Materials Research Corporation
Nordiko USA Inc.
Novellus Systems Inc.
Process Materials Inc.
TEL, Tokyo Electron Ltd.
Veeco-CVC

<http://www.angstromsciences.com/>
<http://www.appliedmaterials.com/products/>
<http://www.genus.com/>
<http://www.materialsresearch.com/>
<http://www.nordiko.com/>
<http://www.novellus.com/index.htm>
<http://www.processmaterials.com/>
<http://www.teainet.com/>
<http://www.veeco.com>

REFERENCES

1. C. Weber, D. Jensen, and E. Hirleman, "What Drives Defect Detection Technology?" *Micro* (June 1998): p. 60.
2. M. Bohr, "Interconnect Scaling—The Real Limiter to High Performance ULSI," *Solid State Technology* (September 1996): p. 105.
3. S. Ghandhi, *VLSI Fabrication Principles: Silicon and Gallium Arsenide*, 2nd ed. (New York: Wiley, 1994): p. 548.
4. K. Bachmann, *The Materials Science of Microelectronics*, (New York: VCH Publishers, 1995), p. 484.
5. Compiled from multiple sources, including: S. Wolf and R. Tauber, *Silicon Processing for the VLSI Era*, vol. 1, *Process Technology*, 2nd ed., (Sunset Beach: Lattice Press, 1986), p. 399.
6. L. Peters, "Advanced Aluminum Interconnect Technology," *Semiconductor International* (November 1998): p. 83.
7. R. Jaeger, *Introduction to Microelectronic Fabrication*, (Reading, MA: Addison-Wesley, 1988), p. 136.
8. S. Campbell, *The Science and Engineering of Microelectronic Fabrication*, (New York: Oxford University Press, 1996), p. 406.
9. *Ibid.*, p. 412.
10. E. Amerasekera and F. Najm, *Failure Mechanisms in Semiconductor Devices*, 2nd ed., (New York: Wiley, 1997), p. 103.
11. J. Yue, "Reliability," Sze, *ULSI Technology*, ed. C. Chang and S. Sze (New York: McGraw-Hill, 1996), p. 672.
12. K. Rodbell, "Reliability," *Handbook of Semiconductor Interconnection Technology*, ed. G. Schwartz, K. Srikrishnan, and A. Bross (New York: Marcel Dekker, 1998), p. 480.
13. S. Campbell, *The Science and Engineering of Microelectronic Fabrication*, p. 413.
14. J. Yue, "Reliability," p. 663.
15. P. Singer, "Tantalum, Copper and Damascene: The Future of Interconnects," *Semiconductor International* (June 1998): p. 91.
16. "Technology News," *Solid State Technology*, (February 1998): p. 26.
17. P. Singer, "Tantalum, Copper and Damascene," p. 91.
18. *Ibid.*
19. A. Sethuraman, J. F. Wang, and L. Cook, "Copper vs. Aluminum: A Planarization Perspective," *Semiconductor International* (June 1996): p. 178.
20. X. Lin and D. Pramanik, "Future Interconnect Technologies and Copper Metallization," *Solid State Technology* (October 1998): p. 63.
21. P. Singer, "Tantalum, Copper and Damascene," p. 94.
22. Semiconductor Industry Association, *National Technology Roadmap for Semiconductors: Technology Needs*, (San Jose: SIA, 1997), p. 101.
23. C. Ryu et al., "Barriers for Copper Interconnections," *Solid State Technology* (April 1999), p. 53.
24. B. Chin et al., "Barrier and Seed Layers for Damascene Copper Metallization," *Solid State Technology* (July 1998), p. 141.
25. C. Ryu, "Barriers for Copper Interconnections," p. 56.
26. A. Braun, "Copper Electroplating Enters Mainstream Processing," *Semiconductor International* (April 1999), p. 64.
27. R. Jackson, et al., "Processing and Integration of Copper Interconnects," *Solid State Technology* (March 1998): p. 56.
28. S. Ghandhi, *VLSI Fabrication Principles*, p. 576.
29. D. Campbell, "Semiconductor Contact Technology," *Handbook of Semiconductor Interconnection Technology*, ed. G. Schwartz, K. Srikrishnan and A. Bross (New York: Marcel Dekker, 1998), p. 176.
30. K. Rodbell, Reliability," p. 480.
31. L. Peters, "Is the 0.18 μm Node Just a Roadside Attraction?" *Semiconductor International* (January 1999), p. 50.
32. R. Liu, "Metallization," *ULSI Technology*, ed. C. Chang and S. Sze (New York: McGraw-Hill, 1996), p. 410.
33. S. Campbell, *Science and Engineering*, p. 292.
34. R. Liu, "Metallization," p. 379.
35. X. Lin and D. Pramanik, "Future Interconnect Technologies," p. 74.
36. S. Wolf and R. Tauber, *Silicon Processing for the VLSI Era*, vol. 1, *Process Technology*, 2nd ed., pp. 443–50.
37. M. Rittner, "Growth Predicted for Sputtering Target and Sputtered Film Markets," *Solid State Technology* (January 2000): p. 26.
38. S. Wolf and R. Tauber, *Silicon Processing for the VLSI Era*, vol. 1, *Process Technology*, p. 445.
39. A. Braun, "Sputtering Targets Adapt to New Materials and Shrinking Architectures," *Semiconductor International* (June 1998): p. 130.
40. S. Wolf and R. Tauber, *Silicon Processing for the VLSI Era*, vol. 1, *Process Technology*, p. 449.
41. *Ibid.*, pp. 348–51.
42. R. Liu, "Metallization," p. 382.
43. *Ibid.*, p. 384.
44. B. Chin et al., "Barrier and Seed Layers," p. 141.
45. A. Braun, "Sputtering Targets," p. 128.
46. Semiconductor Industry Association, *The National Technology Roadmap for Semiconductors: Technology Needs*, (San Jose: SIA, 1997), p. 101.
47. G. Schwartz, "Metallization," *Handbook of Semiconductor Interconnection Technology*, ed. G. Schwartz, K. Srikrishnan and A. Bross, (New York: Marcel Dekker, 1998), p. 320.
48. J. Baliga, "Depositing Diffusion Barriers," *Semiconductor International* (March 1997): p. 77.
49. K. Wijekoon, et al., "Tungsten CMP Process Developed," *Solid State Technology* (April 1998): p. 53.
50. B. Zorich and M. Majors, "Safety and Environmental Concerns of CVD Copper Precursors," *Solid State Technology* (September 1998): p. 101.
51. P. Singer, "Tantalum, Copper and Damascene," p. 94.
52. *Ibid.*
53. *Ibid.*, p. 91.
54. *Ibid.*