

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

CIRRUS LOGIC, INC.;
OMNIVISION TECHNOLOGIES, INC.; AND
TEXAS INSTRUMENTS INCORPORATED,
Petitioner,

v.

GREENTHREAD, LLC,
Patent Owner.

Case No. IPR2024-00018¹
Patent No. 9,190,502

**PETITIONER'S NOTICE OF FILING OF TELEPHONIC CONFERENCE
CALL TRANSCRIPT AND UPDATED EXHIBIT LIST**

¹ Texas Instruments Incorporated, which filed a petition in IPR2024-00773, has been joined as a party to this proceeding.

Pursuant to 37 C.F.R. § 41.154, Petitioner is hereby filing a copy of the Telephonic Conference Call Transcript, taken on May 2, 2025, as Exhibits 1073 and 1074.

TABLE OF EXHIBITS

Exhibit	Description
1001	U.S. Patent No. 9,190,502 to Rao (the “’502 Patent”)
1002	Prosecution History of the ’502 Patent (“the Prosecution History”)
1003	Declaration of Sanjay Banerjee, PhD
1004	Curriculum Vitae of Sanjay Banerjee, PhD
1005	U.S. Patent No. 4,684,971 (“Payne”)
1006	U.S. Patent No. 4,907,058 to Sakai (“Sakai”)
1007	U.S. Patent No. 6,043,114 to Kawagoe, et al., (“Kawagoe”)
1008A	Wolf and Tauber, <i>Silicon Processing For The VLSI Era</i> , Vol 1, Lattice Press (2000) (“Wolf.1”)
1008B	Wolf and Tauber, <i>Silicon Processing For The VLSI Era</i> , Vol. 2, Lattice Press (2000) (“Wolf.2”)
1008C	Wolf and Tauber, <i>Silicon Processing For The VLSI Era</i> , Vol. 3, Lattice Press (2000) (“Wolf.3”)
1008D	Wolf and Tauber, <i>Silicon Processing For The VLSI Era</i> , Vol. 4, Lattice Press (2000) (“Wolf.4”)
1009	U.S. Patent No. 4,160,985 (“Kamins”)
1010	U.S. Patent No. 4,481,522 (“Jastrzebski”)
1011	U.S. Patent Application Publication No. 2003/0042511 (“Rhodes”)
1012	U.S. Patent Application Publication No. 2002/0102783 (“Fujimoto”)
1013	Wang and Agrawal, <i>Single Event Upset: An Embedded Tutorial</i> , 21st Intl Conf on VLSI Design, IEEE 2008 (“Wang”)
1014	Publication Declaration of Alyssa G. Resnick for Wolf.1 and Wolf.2 (“Resnick Decl.”)
1015	Publication Declaration of Rachel J. Watters for Wolf.3 and Wolf.4 (“Watters Decl.”)
1016	IPR2020-290, Patent Owner Preliminary Response
1017	U.S. Pat. No. 11,121,222 (the “’222 Patent”)

Exhibit	Description
1018	U.S. Pat. No. 11,316,014 (the “’014 Patent”)
1019	Civil Action No. 2:19-cv-00147-JRG, Dkt. 67 (E.D. Tex. Apr. 20, 2019)
1020	Prosecution History of U.S. Pat. No. 11,121,222
1021	Prosecution History of U.S. Pat. No. 11,316,014
1022	U.S. Patent Application Publication No. 2004/0063288 (“Kenney”)
1023	Jaeger, <i>Introduction to Microelectronic Fabrication</i> , Vol. V, Addison-Wesley Modular Series on Solid State Devices (1988) (“Jaeger”)
1024	U.S. District Courts – Case Statistics, obtained at https://www.uscourts.gov/statistics-reports/analysis-reports/federal-court-management-statistics , dated June 30, 2023
1025	U.S. Patent No. 4,435,896 (“Parrillo”)
1026	L.C. Parrillo, R.S. Payne et al., <i>Twin-Tub CMOS - A Technology for VLSI Circuits</i> , IEEE 1980 (“Parrillo2”)
1027	U.S. Patent Application Publication No. 2007/0045682 to Hong <i>et al.</i> (“Hong”)
1028	The Oxford American Dictionary and Language Guide, Oxford University Press (1996)
1029	Blank
1030	Patent Owner’s Responsive Claim Construction Brief
1031	Blank
1032	Patent Owner’s Sur-Reply Claim Construction Brief
1033	Proposed Claim Constructions in the District Court Case
1034	Redacted District Court Case Transfer Order
1035	Civil Action No. 2:19-cv-00147-JRG, Dkt. 105 (E.D. Tex. Jul. 9, 2020)
1036	Publication Declaration of Sylvia Hall-Ellis for Wolf
1037	Dec. 21, 2022 Preliminary Claim Constructions in 6:22-CV-00105
1038	U.S. Patent Application Publication No. 2003/0183856 to Wiczorek (“Wiczorek”)
1039	Parrillo IEEE Citation List
1040	Dictionary of Scientific and Technical Terms, McGraw Hill (2003)
1041	Blank

Exhibit	Description
1042	Certified translation of Japanese Unexamined Patent Application Publication No. H8-279598 (“Onoda”)
1043	Japanese Unexamined Patent Application Publication No. H8-279598, published on October 22, 1996
1044	IPR2020-290, Termination Order
1045	Oct. 31, 2022 Giapis Declaration, 6:22-CV-00105
1046	Prosecution History of U.S. Patent No. 8,421,195
1047	U.S. Patent No. 6,614,560 to Silverbrook (“Silverbrook”)
1048	U.S. Patent No. 8,421,195 to Rao (the “195 Patent”)
1049	U.S. Patent No. 5,986,924 (“Yamada”)
1050	Rabaey <i>et al.</i> , <i>Digital Integrated Circuits, A Design Perspective</i> , Prentice Hall Electronics and VLSI Series (2003) (“Rabaey”)
1051	Sze, <i>Semiconductor Devices Physics and Technology</i> , 2d Ed., John Wiley & Sons (2002)
1052	Publication Declaration of Sean O’Bryan for Maziasz (“O’Bryan Decl.”)
1053	Publication Declaration of Martin L. Knott for Rabaey (“Knott Decl.”)
1054	Maziasz and Hayes, <i>Layout Minimization of CMOS Cells</i> , Kluwer Academic Publishers (1992) (“Maziasz”)
1055	Email dated December 22, 2023
1056	Blank
1057	Blank
1058	Blank
1059	Blank
1060	Supplemental Declaration of Sanjay Banerjee, PhD
1061	Sze, <i>Semiconductor Devices: Physics and Technology</i> , Second Edition 1985, excerpted (“Sze”)
1062	Streetman and Banerjee, <i>Solid State Electronic Devices</i> , Sixth Edition 2006, excerpted (“Streetman”)
1063	Deposition Transcript of Alexander Glew, Ph.D., P.E., taken on Oct. 16, 2024
1064	Declaration of Douglas Holberg in Application No. 17/728,588 (Aug. 1, 2024)
1065	R. C. Baumann, <i>Soft Errors in Commercial Integrated Circuits</i> , 14(2) Int’l J. High Speed Elect. & Sys. 299-399 (2004)
1066	Confidential Deposition Transcript of Mohan Rao, Ph.D., taken on Oct. 23, 2024

Exhibit	Description
1067	RPX Rational Patent FAQs
1068	A. S. Grove, <i>Physics and Technology of Semiconductor Devices</i> , excerpted (1067)
1069	Deposition Transcript of Alexander Glew, Ph.D., P.E., taken on July 16, 2024
1070	Amendment and Response to Office Action in Application No. 17/728,588 (Aug. 1, 2024)
1071	Wolf Vol. 2 Supplement
1072	Petitioner's Hearing Demonstratives
1073	Telephonic Conference Call Transcript, taken on May 2, 2025 (Confidential)
1074	Telephonic Conference Call Transcript, taken on May 2, 2025 (Redacted – Public Version)

Dated: May 7, 2025

Respectfully submitted,

/Scott C. Weidenfeller/
 Scott C. Weidenfeller
 Registration No.: 54,531
 COVINGTON & BURLING LLP
 One CityCenter,
 850 Tenth Street, NW
 Washington, DC 20001-4956
 Telephone: (202) 662-5923
Sweidenfeller@cov.com

Anupam Sharma
 Registration No. 55,609
 COVINGTON & BURLING LLP
 3000 El Camino Real,
 5 Palo Alto Square,
 Palo Alto, CA 94306
 Telephone: (650) 632-4720
Asharma@cov.com

Counsel for Petitioner

CERTIFICATE OF SERVICE

Pursuant to 37 C.F.R. § 42.6, I hereby certify that the foregoing Notice of Filing of Telephonic Conference Call Transcript taken on May 2, 2025 (Exhibits 1073 and 1074), together with an Updated Exhibit List, were served on the Patent Owner by electronic mail to the following counsel of record for Patent Owner:

Alan L. Whitehurst, awhitehurst@mckoolsmith.com
Nicholas T. Matich, nmatich@mckoolsmith.com
Arvind Jairam, ajairam@mckoolsmith.com
Stuart McCommas, smccommas@mckoolsmith.com
Archis “Neil” Ozarkar, nozarkar@mckoolsmith.com
Greenthread-Cirrus-MS@mckoolsmith.com
Greenthread-Omnivision-MS@mckoolsmith.com
Greenthread-TI-MS@mckoolsmith.com

Date: May 7, 2025

/Scott C. Weidenfeller/
Scott C. Weidenfeller
Registration No. 54,531