

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

SONY GROUP CORPORATION

Petitioner

v.

GREENTHREAD, LLC

(record) Patent Owner

IPR2023-00375
Patent No. 10,734,481

**PETITION FOR INTER PARTES REVIEW
UNDER 35 U.S.C. §§ 311-319 AND 37 C.F.R. § 42.200 ET. SEQ**

TABLE OF CONTENTS

TABLE OF EXHIBITS	5
NOTICE OF LEAD AND BACKUP COUNSEL.....	8
NOTICE OF RELATED MATTERS.....	8
NOTICE OF THE REAL-PARTIES-IN-INTEREST	8
NOTICE OF SERVICE INFORMATION	8
GROUND FOR STANDING	9
STATEMENT OF PRECISE RELIEF REQUESTED.....	9
THRESHOLD REQUIREMENT FOR <i>INTER PARTES</i> REVIEW	9
I. INTRODUCTION	9
A. Technical Background.....	9
II. CLAIM CONSTRUCTION	10
III. DETAILED EXPLANATION OF THE REASONS FOR UNPATENTABILITY	10
Ground 1. Claims 1-2, 4, 6-9, 19-22, 24, 26-27, 31, and 36 were obvious over Miyagawa	10
A. Effective Prior Art Date of Miyagawa	10
B. Overview of Miyagawa.....	10
C. Overview of the Ground.....	16
D. Rationale (Motivation) Supporting Obviousness.....	16
E. <i>Graham</i> Factors	18
F. Reasonable Expectation of Success	18
G. Analogous Art	19
H. Claim Mapping.....	19

Ground 2.	Claims 1-13, 15, 17, 20-32, and 34 were obvious over Yamashita	37
A.	Effective Prior Art Date of Yamashita	37
B.	Overview of the Combination	37
C.	Rationale (Motivation) Supporting Obviousness.....	40
D.	<i>Graham</i> Factors	40
E.	Reasonable Expectation of Success	40
F.	Analogous Art	40
G.	Claim Mapping.....	41
Ground 3.	Claims 1--36 were obvious over Silverbrook in view of Yamashita..	75
A.	Effective Prior Art Date of Silverbrook	76
B.	Overview of the Combination	76
C.	Rationale (Motivation) Supporting Obviousness.....	76
D.	<i>Graham</i> Factors	79
E.	Reasonable Expectation of Success	79
F.	Analogous Art	79
G.	Claim Mapping	79
Ground 4.	Claims 1-36 are obvious over Silverbrook, Yamashita, and Nishi.....	81
A.	Effective Prior Art Dates	82
B.	Overview of the Ground.....	82
C.	Rationale (Motivation) Supporting Obviousness.....	84
D.	<i>Graham</i> Factors	89
E.	Reasonable Expectation of Success	89
F.	Analogous Art	89

G.	Claim Mapping.....	90
IV.	DISCRETIONARY INSTITUTION.....	90
A.	The Board should not deny the petition under 35 U.S.C. §325(d)	90
B.	The Board should not deny the petition under 35 U.S.C. §314(a).....	91
V.	CONCLUSION.....	94
	CERTIFICATE OF SERVICE	95
	CERTIFICATE OF WORD COUNT.....	96

TABLE OF EXHIBITS

Exhibit No.	Description
1001	U.S. Pat. No. 10,734,481 (“the ’481 patent”).
1002	Declaration of R. Michael Guidash.
1003	C.V. of R. Michael Guidash.
1004	U.S. Pat. No. 6,614,560 (“ Silverbrook ”).
1005	U.S. Pat. No. 6,420,763 (“ Yamashita ”).
1006	File History of U.S. App. Ser. No. 11/622,496 (issued as U.S. Pat. No. 8,421,195).
1007	File History of U.S. App. Ser. No. 16/717,950 (issued as the ’481 patent).
1008	U.S. Pat. No. 4,481,522 (“ Jastrzebski ”).
1009	Redline comparisons of claim 1 and claim 20.
1010	U.S. Pat. Pub. 2004/0063288 A1 (“ Kenney ”).
1011	U.S. Pat. Pub. 2001/0032983 A1 (“ Miyagawa ”).
1012	Excerpt from Nishi, et al. (eds.) <i>Handbook of Semiconductor Manufacturing</i> , Marcel Dekker, Inc., New York (2000) (“ Nishi ”).
1013	Defendants’ Opening Claim Construction Brief in <i>Greenthread, LLC v. Intel Corp., et al.</i> , Case No. 6:22-cv-105-ADA (W.D. Tex. Oct. 10, 2022).
1014	Plaintiffs’ Claim Construction Brief in <i>Greenthread, LLC v. Intel Corp., et al.</i> , Case No. 6:22-cv-105-ADA (W.D. Tex. Oct. 31, 2022).
1015	Complaint in <i>Greenthread, LLC v. Intel Corp., et al.</i> , Case No. 6:22-cv-105-ADA (W.D. Tex. January 27, 2022).

1016	Amended Complaint in <i>Greenthread, LLC v. Intel Corp., et al.</i> , Case No. 6:22-cv-105-ADA (W.D. Tex. April 29, 2022).
1017	Exhibit 12 from Amended Complaint in <i>Greenthread, LLC v. Intel Corp., et al.</i> , Case No. 6:22-cv-105-ADA (W.D. Tex. April 29, 2022).
1018	U.S. Pat. App. Pub. 2003/0136982A1 (“ Rhodes ”).
1019	Scheduling Order in <i>Greenthread, LLC v. Intel Corp., et al.</i> , Case No. 6:22-cv-105-ADA (W.D. Tex. May 23, 2022).
1020	United States District Courts — National Judicial Caseload Profile, March 31, 2022, available at https://www.uscourts.gov/statistics/table/na/federal-court-management-statistics/2022/03/31-1
1021	Scheduling Order in <i>Topia Tech., Inc. v. Box, Inc., et al.</i> , Case No. 6:21-cv-01372-ADA (W.D. Tex. May 20, 2022).
1022	Scheduling Order in <i>Parus Holdings, Inc., v. Apple Inc., et al.</i> , Case No. 6:21-cv-00570-ADA (W.D. Tex. August 22, 2022).
1023	Scheduling Order in <i>Lone Start SCM Systems, Ltd. V. Zebra Tech. Corp.</i> , Case No. 6-21-cv-00842-ADA (W.D. Tex. August 3, 2022).
1024	U.S. Pat. No. 6,483,176 (“ Noguchi ”).
1025	U.S. Pat. App. Pub. 2003/0063272A1 (“ Zaidi ”).
1026	U.S. Pat. App. Pub. 2003/0081463A1 (“ Bocian ”).
1027	U.S. Pat. App. Pub. 2003/0098419A1 (“ Ji ”).
1028	Screen capture of https://www.bestbuy.com/site/sony-alpha-a7-iii-mirrorless-4k-video-camera-body-only-black/6213101.p?skuId=6213101
1029	Excerpt from Pierret, <i>Semiconductor Fundamentals, Vol. I</i> , Addison-Wesley Publishing Company, Reading, MA, 1983.

1030	Excerpt from Grove, <i>Physics and Technology of Semiconductor Devices</i> , John Wiley & Sons, 1967.
1031	Excerpt from Sze, <i>VLSI Technology</i> , McGraw-Hill Book Company, 1983.
1032	Excerpt from Wolf and Tauber, <i>Silicon Processing for the VLSI ERA</i> , Lattice Press, Sunset Beach, CA, (2000).

Petitioner respectfully requests *inter partes* review under 35 U.S.C. §311 of claims 1-36 of U.S. Pat. No. 10,734,481 (“the ’481 patent”).

NOTICE OF LEAD AND BACKUP COUNSEL

Lead Counsel Matthew A. Smith Reg. No. 49,003 SMITH BALUCH LLP 700 Pennsylvania Ave. SE, Ste 2060 Washington, DC 20003 (202) 669-6207 smith@smithbaluch.com	Backup Counsel Andrew S. Baluch Reg. No. 57,503 SMITH BALUCH LLP 700 Pennsylvania Ave. SE, Ste 2060 Washington, DC 20003 (202) 880-2397 baluch@smithbaluch.com
---	--

NOTICE OF RELATED MATTERS

The ’481 patent has been asserted in *Greenthread, LLC v. Intel Corporation et al*, Case No. 6-22-cv-00105 (W.D. Tex.), filed January 27, 2022, and is the subject of *Intel Corporation v. Greenthread, LLC*, IPR2023-00260. A submission addressing multiple proceedings is filed herewith.

NOTICE OF THE REAL-PARTIES-IN-INTEREST

The real-parties-in-interest (“RPIs”) are Sony Group Corporation, Sony Corporation, Sony Semiconductor Solutions Corporation, Sony Semiconductor Manufacturing Corporation, Sony Taiwan Ltd., Sony Corporation of America, Sony Electronics Inc., Dell Inc., and Dell Technologies Inc.

NOTICE OF SERVICE INFORMATION

Please address all correspondence to the lead counsel at the addresses shown above. Petitioner consents to electronic service by email at:

smith@smithbaluch.com, baluch@smithbaluch.com.

GROUND FOR STANDING

Petitioner hereby certifies that the patent for which review is sought is available for *inter partes* review, and Petitioner is not barred or estopped from requesting an *inter partes* review on the grounds identified in the petition.

STATEMENT OF PRECISE RELIEF REQUESTED

Petitioner respectfully requests that claims 1-36 be canceled based on the following grounds:

Ground 1: Claims 1-2, 4, 6-9, 19-22, 24, 26-27, 31, and 36 were obvious over Miyagawa.

Ground 2: Claims 1-13, 15, 17, 20-32, and 34 were obvious over Yamashita.

Ground 3: Claims 1-36 were obvious over Silverbrook in view of Yamashita.

Ground 4: Claims 1-36 are obvious over Silverbrook, Yamashita, and Nishi.

THRESHOLD REQUIREMENT FOR *INTER PARTES* REVIEW

As shown in the Grounds set forth below, the information presented in the instant petition demonstrates that “it is more likely than not that at least 1 of the claims challenged in the petition is unpatentable.” 35 U.S.C. § 314(a).

I. INTRODUCTION

A. Technical Background

The '481 patent relates to semiconductor devices having graded dopant concentrations. Petitioner's expert, Mr. Guidash, provides an introduction to the

technology concepts relevant to the '481 patent. (Ex. 1002, ¶¶24-68).

II. CLAIM CONSTRUCTION

Petitioner does not believe that claim construction is required for the Board to evaluate obviousness in this Petition.

Greenthread LLC and defendants related to Dell and Intel have taken claim construction positions in the co-pending litigation, as reflected in Exhibits 1013 and 1014.

III. DETAILED EXPLANATION OF THE REASONS FOR UNPATENTABILITY

Ground 1. Claims 1-2, 4, 6-9, 19-22, 24, 26-27, 31, and 36 were obvious over Miyagawa

Claims 1-2, 4, 6-9, 19-22, 24, 26-27, 31, and 36 were obvious under pre-AIA 35 U.S.C. §103(a) over U.S. Pat. Pub. 2001/0032983A1 (“**Miyagawa**”)(Ex. 1011).

A. Effective Prior Art Date of Miyagawa

Miyagawa is a U.S. patent application publication from October 25, 2001, and is prior art under pre-AIA 35 U.S.C. §102(b).

B. Overview of Miyagawa

Miyagawa teaches semiconductor devices useful for MOS (Metal Oxide Semiconductor) image sensors. (Ex. 1011, Title, Abstract)(Ex. 1002, ¶72). Such image sensors are usually fabricated using CMOS techniques in a silicon substrate. Within that domain, Miyagawa teaches the techniques for arranging the

semiconductor structure of pixels within image sensor arrays. A “pixel” or “picture element” is both a single dot in an image and a corresponding light-sensing pixel circuit in an array of such circuits. (Ex. 1002, ¶72).

Miyagawa uses an “amplifier-type” pixel. (Ex. 1011, ¶0001)(Ex. 1002, ¶72). An “amplifier-type” pixel is a pixel that uses a photodiode to convert incoming light to an electric charge, but also has transistors within the area of the pixel circuit to move and amplify the charge. (Ex. 1002, ¶72).

A circuit diagram of a portion of an image sensor, showing multiple pixels (one of which is highlighted by an added, red-dashed box), is provided in Miyagawa’s Fig. 3, reproduced here:





FIG. 3

(Ex. 1011, Fig. 3, ¶¶0030-0057-0058)(Ex. 1002, ¶73). In Fig. 3, pixel elements are laid out in a grid (nine elements are shown in Fig. 3, although typically there would be millions). (Ex. 1002, ¶73). Within the grid, each pixel element has a photodiode 36 (symbol: $\overline{\Delta}$) and several transistors (symbol: $\overline{\text{MOS}}$). (Ex. 1002, ¶73). Incoming light enters the photodiode 36 in each pixel, is converted to charge, processed by transistors in the pixel, and converted to form the numerical values of a digital image.

(Ex. 1002, ¶73).

Miyagawa provides semiconductor arrangements for portions of individual pixels. An example is shown in Fig. 9E, reproduced below, which is a cross-section of a pixel:



(Ex. 1011, Fig. 9E, ¶¶0036, 0110-0116)(Ex. 1002, ¶74). Figure 9E has a photodiode formed by contact between n-type region 54 and p-type region 42. (Ex. 1011, ¶¶0110, 0113, 0067)(Ex. 1002, ¶74). This photodiode will convert incoming light to electric charge (specifically: electrons and holes, with the electrons collected in the photodiode). (Ex. 1002, ¶74). The electrons can be read out through a read-out transistor formed from n-type region 54 (the source), electrode 52 (the gate electrode), and n-type region 58 (the drain). (Ex. 1011, ¶0113)(Ex. 1002, ¶74).

Miyagawa teaches active regions that have graded dopant regions. (Ex. 1011, Figs. 12-17, ¶¶0043, 0121-0132)(Ex. 1002, ¶75). Miyagawa, for example, teaches a Seventh Embodiment having a dopant profile with depth as shown in Fig. 16,

reproduced here:




FIG. 16

(Ex. 1011, Fig. 16, ¶¶0043, 0125-0132)(Ex. 1002, ¶75). The dopant profile results in a relationship between the depth from the substrate surface and electric potential as shown in Fig. 17, reproduced here:




FIG. 17

(Ex. 1011, Fig. 17, ¶0044)(Ex. 1002, ¶75). In Fig. 17, charge carriers (small circles with negative signs) near the surface (left side) are aided in their movement toward the bottom of the substrate by the electric field that results from graded dopant profiles. (Ex. 1002, ¶75). Similarly, negative charge carriers that occur deeper are aided in their movement toward the bottom of the substrate by the graded dopant profile. (Ex. 1011, ¶0131-0132)(Ex. 1002, ¶75). Miyagawa teaches that this arrangement is advantageous:

“Thus, in a photodiode having an impurity concentration distribution profile as shown in FIG. 16, signal charges are apt to defect to the storage section when they are few in number, whereas they show a downward gradient toward the substrate when the substrate is

irradiated with highly bright light so that the storage section is less liable to be saturated with signals as excessive signal charges are diffused toward the substrate to increase the dynamic range where the number of stored signals is increased in response to the intensity of incident light.”

(Ex. 1011, ¶0132)(Ex. 1002, ¶75). This arrangement is “designed to realize a high dynamic range.” (Ex. 1011, ¶0124)(Ex. 1002, ¶75).

C. Overview of the Ground

Miyagawa nearly anticipates the independent claims. This ground is presented as one of obviousness because Miyagawa does not *expressly* state that the dopant profile of Fig. 16 is used with the semiconductor structure shown in Fig. 9E. This ground thus posits that the dopant profile of Fig. 16 of Miyagawa would have been obvious to use with the structure shown in Fig. 9E of Miyagawa. (Ex. 1002, ¶76). This ground further posits that it would have been obvious to arrange adjacent pixel cells, each having an active region and a well such as the one shown in Fig. 9E, to form an image sensor. Finally, this ground posits that Miyagawa renders certain dependent claims obvious.

D. Rationale (Motivation) Supporting Obviousness

It would have been obvious to use the dopant profile of Fig. 16 and the attendant electrical potential profile of Fig. 17 in the semiconductor cross-section shown in Fig. 9E. (Ex. 1002, ¶77).

First, the disclosure of two embodiments in Miyagawa already suggests their combination. (Ex. 1002, ¶78). Miyagawa presents a number of related, structural embodiments (Figs. 4-9) directed at specific semiconductor arrangements for addressing a problem of leakage current. (e.g., Ex. 1011, ¶¶0066-0067, 0112, 0116)(Ex. 1002, ¶78). Miyagawa then presents a number of embodiments that address a problem of saturation in bright light to provide a high dynamic range. (Ex. 1011, ¶¶0131-0132)(Ex. 1002, ¶78). It would have been obvious to combine these two techniques. *See Boston Sci. Scimed, Inc., et al. v. Cordis Corp., et al.*, 554 F.3d 982, 991 (Fed. Cir. 2009)(“Combining two embodiments disclosed adjacent to each other in a prior art patent does not require a leap of inventiveness.”).

Furthermore, a POSITA would have been motivated to use techniques of the Seventh Embodiment (including Figs. 16 and 17) in the device of Fig. 9E for the advantage of high dynamic range, as taught by Miyagawa. (Ex. 1011, ¶¶0001, 0025, 0124-0125, 0132)(Ex. 1002, ¶79). The embodiments could have been combined with no unpredictable results. (Ex. 1002, ¶79).

Finally, the structure of Fig. 9E represents a known device that was ready for improvement using the known techniques of the Seventh Embodiment of Miyagawa, which would have been predictable and within ordinary skill to implement. (Ex. 1002, ¶80). *See KSR Int’l Co. v. Teleflex, Inc.*, 550 U.S. 398, 416-21 (2007).

To the extent additional rationales to support obviousness are necessary, they

will be explained in the Claim Mapping section below as appropriate.

E. *Graham* Factors

The **level of ordinary skill** encompassed a person having a Bachelor’s Degree in electrical engineering, microelectronics engineering or a related field and three years of experience relating to semiconductor device manufacturing, where a higher level of education may substitute for experience and vice versa. (Ex. 1002, ¶82).

The **scope and content of the prior art** are discussed throughout the Ground.

The **differences between the prior art and the claims** are discussed in the sections entitled “Overview of the Ground” and “Rationale (Motivation) Supporting Obviousness”, above, and in the claim mapping, below.

Petitioner is not aware of any **secondary considerations** that would make an inference of non-obviousness more likely.

F. Reasonable Expectation of Success

A person of ordinary skill in the art (“POSITA”) in the relevant timeframe would have had a reasonable expectation of success in using the prior art in the manner discussed in this petition. (Ex. 1002, ¶86). As Mr. Guidash explains, the art was relatively predictable in the relevant timeframe (September 2004). (Ex. 1002, ¶86). A POSITA would have been able to make any necessary modifications to implement the Ground, and in particular would have been able to apply the techniques of Miyagawa’s Seventh Embodiment in an image sensor having a

structure of Fig. 9E in its pixel regions. (Ex. 1002, ¶86).

G. Analogous Art

Miyagawa is analogous art because it is in the same field as the '481 patent (semiconductor devices). (Ex. 1001, Abstract)(Ex. 1011, Abstract, ¶0001). Furthermore, the methods of Miyagawa would have been reasonably pertinent to the problems facing the named inventors, for example, the problem of controlling carriers in CMOS image sensors. (Ex. 1001, 3:57-4:1)(Ex. 1011, ¶¶0123-0133)(Ex. 1002, ¶87). *See Wyers v. Master Lock Co.*, 616 F.3d 1231, 1238 (Fed. Cir. 2010)(“The Supreme Court’s decision in *KSR* [cite omitted], directs us to construe the scope of analogous art broadly....”).

H. Claim Mapping

This section maps the challenged claims to the relevant disclosures of Miyagawa, where the claim text appears in bold-italics, and the relevant mapping follows the claim text. The Petitioner has added numbering and lettering in brackets (*e.g.*, 1[a], [1b]) to certain claim elements, to facilitate the discussion.


CLAIM 1

“1[a]. A semiconductor device, comprising:”

Miyagawa teaches a **semiconductor device**, one example of which is shown in cross-section in Fig. 9E (discussed above), which is part of a solid-state imaging apparatus. (Ex. 1011, ¶¶0110-0111, 0011)(Ex. 1002, ¶89).

“[1b] a substrate of a first doping type at a first doping level having first and second surfaces;”

The device of Fig. 9E of Miyagawa has a **substrate 42**. (Ex. 1011, ¶¶0110-0113, 0060)(Ex. 1002, ¶90). The substrate has “**p-type**” doping and obviously has a **first doping level** (the concentration of p-type dopants). (*Id.*). The substrate has **first and second surfaces**, which are the top surface and bottom surface of the device, respectively, shown with added, red-dashed lines here:



(Ex. 1011, Fig. 9E)(Ex. 1002, ¶90). As Mr. Guidash explains, the substrate comprises almost the entire thickness of a semiconductor device, whereas active devices, such as transistors and photodiodes, are built with relatively shallow depths at the top of the substrate. (Ex. 1002, ¶90).

“[1c] a first active region disposed adjacent the first surface of the substrate with a second doping type opposite in conductivity to the first doping type and within which transistors can be formed;”

Miyagawa teaches a **first active region disposed adjacent the surface** in the form of a region indicated by the added red arrow in Fig. 9E, reproduced below:

in the same “active region” to maximize photodiode area by avoiding additional separation regions. (Ex. 1002, ¶92).

“[1d] a second active region separate from the first active region disposed adjacent to the first active region and within which transistors can be formed;”

Miyagawa renders obvious a **second active region, adjacent to the first**, that has the same characteristics as the first active region. (Ex. 1002, ¶95). Specifically, Miyagawa teaches an image sensor array of pixel cells, as explained above in the Overview of the Combination. (Ex. 1011, claims 17, 22, 24, ¶¶0001-0003, 0110, 0157, 0015, 0019-0021, Figs. 2-3)(Ex. 1002, ¶95). Each pixel cell has a photodiode 36 with a set of transistors, including the read-out transistor connected directly to the photodiode. (Ex. 1011, ¶¶0057-0058, 0113)(Ex. 1002, ¶¶93-95).

As is obvious from Fig. 3 and associated teachings in Miyagawa, each unit cell is adjacent to multiple other unit cells. (Ex. 1011, Fig. 3, ¶¶0057-0058)(Ex. 1002, ¶¶95-96). This was obvious both from the direct teachings of Miyagawa (Ex. 1011, claims 17, 22, 24, ¶¶0001-0003, 0110, 0015, 0019-0021, 0157, Figs. 2-3)(Ex. 1002, ¶¶95-96), and because this was standard operation for an image sensor in the relevant timeframe. (Ex. 1002, ¶¶95-96).

An additional active region, containing a photodiode with n-type regions 58 and 54 as well as a read-out transistor (having the same characteristics explained above for the first active region under element [1c]) is obviously found within each

unit cell. (Ex. 1011, ¶¶0058-0059, 0110-0111)(Ex. 1002, ¶¶95-98). The active region in a unit pixel cell is obviously **separated** from adjacent unit pixels by oxide portions 50 and inter-pixel separation regions. (Ex. 1011, ¶¶0061, 0111, 0130)(Ex. 1002, ¶¶95-98).

“[1e] transistors formed in at least one of the first active region or second active region;”

As discussed above under limitations [1c] and [1d], a read-out transistor is formed in each of the first and second active regions. This meets the claim language under the Patent Owner’s interpretation of the claim. (Ex. 1011, ¶¶0113, 0057-0058, 0001, Fig. 3)(Ex. 1002, ¶99)(Ex. 1014, p. 8).

Furthermore, an amplifier and other transistors are found in each pixel region (Ex. 1011, ¶¶0113, 0057-0058, 0001, Fig. 3), making it obvious to form these in the same “active region” to maximize photodiode area by avoiding additional separation regions. (Ex. 1002, ¶99).

“[1f] at least a portion of at least one of the first and second active regions having at least one graded dopant concentration to aid carrier movement from the first surface to the second surface of the substrate; and”

Miyagawa renders this element obvious. Specifically, Miyagawa teaches a specific dopant profile as shown in connection with the Seventh Embodiment, in order to achieve a high dynamic range. (Ex. 1011, ¶¶0124-0125)(Ex. 1002, ¶100).

The graded dopant profile is shown in Fig. 16, reproduced below, where the left side of the figure represents the surface of the device (“A”, *see* Fig. 14), with increasing depth to the right-hand side of the device.




FIG. 16

(Ex. 1011, Fig. 16, ¶¶0043, 0127, 0131-0132)(Ex. 1002, ¶100). As can be seen from the Figure, there is no portion of the dopant profile that is not graded, as would be expected from Miyagawa’s description of the processes involved. (Ex. 1011, ¶¶0124-0133)(Ex. 1002, ¶100).

Under the Patent Owner’s claim construction apparent from both its claim

construction briefing and its infringement contentions,¹ Miyagawa teaches that the graded dopant concentrations **aid carrier movement from the first surface to the second surface of the substrate**, because graded dopant profiles of Miyagawa move carriers downward in the device. Specifically, Miyagawa teaches that the dopant profile shown in Fig. 16 results in a potential function as shown in Fig. 17, reproduced here:

¹ (Ex. 1014, pp. 26)(patent owner’s claim construction briefing, interpreting all claim terms in all asserted patents containing “to aid the movement” of carriers, stating “[t]he claim even says where the movement occurs: it is in the drift layer, and the carriers move **downward**”)(Emphasis added); (Ex. 1017, pp. 12-13 (numbers at top))(Patent Owner’s infringement contentions directed to a Sony image sensor, describing alleged dopant profiles that aid carrier movement from the surface to the bottom of the substrate, by arguing that “**at least one downward sloped portion** is shown in each of the boron-11 and arsenic plots above, viewed from right (more depth) to left (less depth).”)(Emphasis added)(Ex. 1017, pp. 31-32)(applying the same reasoning to the ’014 patent).




FIG. 17

(Ex. 1011, Fig. 17, ¶¶0044, 0131-0132)(Ex. 1002, ¶101). As Fig. 17 shows, electrons will be aided in their movement down the slope of the function of Fig. 17 by the electric fields involved. (Ex. 1002, ¶101). In the regions near the first (top) surface and in the regions deeper than (to the right of) A', the electrons will be aided in their movement toward the second surface (bottom) of the substrate. (Ex. 1011, ¶¶0131-0132)(Ex. 1002, ¶101). Miyagawa explains, for example, that:

“In a photodiode having an impurity concentration distribution profile as described above by referring to FIG. 16, some of the signal

charges that are photoelectrically converted by incident light $h\nu$ in regions under the depletion layer are distributed from depth A' as viewed from the surface A of the substrate further down to the inside A'' of the substrate, while the others are distributed to the signal storage section.”

(Ex. 1011, ¶0131, *see also* ¶0132)(Ex. 1002, ¶101). As Mr. Guidash explains, this effect is caused in each pixel cell by the graded dopant profiles in the first and second active regions. (Ex. 1002, ¶101).

It would have been obvious to use the graded dopant profile of Fig. 16, or a similar graded dopant profile, in the active region of Fig. 9E of Miyagawa, for the reasons discussed above in the section entitled “Rationale (Motivation) for the Combination”. (Ex. 1002, ¶102).


Miyagawa thus renders obvious having **at least a portion of at least one of the first and second active regions having at least one graded dopant concentration to aid carrier movement from the first surface to the second surface of the substrate.** (Ex. 1002, ¶103).

Furthermore, during prosecution of related U.S. Patent No. 8,421,195, the Applicant stated that “a graded dopant concentration itself creates a ‘built-in’ electrical field that forces the movement of carrier into a particular direction, whereby the ‘direction’ of the electrical field and the resulting direction of the carrier movement depends solely on the slope of the graded concentration of dopant.” (Ex.

1006, pp. 100-101)(*citing* Ex. 1008, 5:11-13). Accordingly, under Applicant's interpretation, the dopant profiles of Miyagawa are sufficient to meet the claim language.

“[1g] at least one well region adjacent to the first or second active region containing at least one graded dopant region, the graded dopant region to aid carrier movement from the first surface to the second surface of the substrate.”

As discussed above under limitation [1d], it was obvious from Miyagawa to have multiple pixel regions adjacent to any given pixel region. (Ex. 1002, ¶104). Thus, it would have been obvious to have a *third* pixel region, with characteristics the same as those containing the first and second active regions, that is **adjacent to adjacent to the first or second active region**. Within this third pixel region, the well region is any of p++ region 74, n-type region 54, or p-type region 42, as shown in Fig. 9E, reproduced again here:



(Ex. 1011, Fig. 9E, ¶¶0112-0114)(Ex. 1002, ¶104). Petitioner notes that in the

semiconductor arts, a substrate typically *contains* active regions, which can in turn *contain* or *be contained in* wells. (Ex. 1002, ¶104).

It would have been obvious to have the dopant profile of Fig. 16 be the dopant profile in the pixel in the region of the photodiode. In such an arrangement, each well has **at least one graded dopant region** (as shown in Fig. 16). (Ex. 1002, ¶105). Furthermore, **the graded dopant region is to aid carrier movement from the first surface to the second surface of the substrate** under the Patent Owner’s construction for the same reasons explained above under claim limitation [1f]. (Ex. 1002, ¶105).

CLAIM 2

“2. The semiconductor device of claim 1, wherein the substrate is a p-type substrate.”

Miyagawa’s Fig. 9E teaches a p-type substrate, as discussed above under claim 1, element [1b]. (Ex. 1002, ¶106).

CLAIM 4

“4. The semiconductor device of claim 1, wherein the first active region and second active region contain one of either p-channel and n-channel devices.”

The first and second active regions of Miyagawa contain a n-channel device, which is the read-out transistor 52. (Ex. 1011, ¶0113)(Ex. 1002, ¶107).

CLAIM 6

“6. The semiconductor device of claim 1, wherein the first active region and second active region are each separated by at least one isolation region.”

Miyagawa renders obvious having the first and second active regions separated by at least one isolation region. For example, Fig. 14 (reproduced below) shows isolation between adjacent pixel units having respective active regions:




FIG. 14

(Ex. 1011, Fig. 14, ¶¶0041, 0128-0130)(Ex. 1002, ¶108). Miyagawa states:

“Referring to FIG. 14, a LOCOS layer 84 is formed as device

separating layer on the surface A of the substrate 80 prior to forming a signal charge barrier layer 82 in the substrate 80.”

(Ex. 1011, ¶0128)(Ex. 1002, ¶108). The “LOCOS” (which stands for **LOC**al **O**xidation of **S**ilicon) layer is an insulating oxide layer that electrically isolates devices, and is thus an **isolation region**. (Ex. 1002, ¶108). It corresponds to the isolation regions 50 as shown in Fig. 9E. (Ex. 1002, ¶108).

Miyagawa further teaches forming an interdevice barrier layer 82 “below the LOCOS layer 84 so that signal charges are apt to be stored in the storage section and signals can be prevented from being mixed with those of adjacent pixels.” (Ex. 1011, ¶0132)(Ex. 1002, ¶109). Thus, Miyagawa teaches that each of the LOCOS region 84 and the interdevice barrier layer 82 form isolation regions that separate “pixels”, and (as discussed above under claim 1, elements [1c] and [1d]), the pixels contain the first and second active regions. (Ex. 1002, ¶109).

CLAIM 7

“7. The semiconductor device of claim 1, wherein the graded dopant is fabricated with an ion implantation process.”

Miyagawa teaches **the graded dopant is fabricated with an ion implantation process**. (Ex. 1011, ¶¶0126-0129, 0060, 0062, 0065, and 0110-0111)(Ex. 1002, ¶110).

CLAIM 8

“8. The semiconductor device of claim 1, wherein the first and second active regions are formed adjacent the first surface of the substrate.”

As discussed above under claim 1, elements [1c] and [1d] and as shown in Fig. 9E, the first and second active regions are formed adjacent the first (top) surface of the substrate 42. (Ex. 1002, ¶111).

CLAIM 9

“9. The semiconductor device of claim 1, wherein dopants of the graded dopant concentration in the first active region or the second active region are either p-type or n-type.”

As discussed above under claim 1, element [1f], it was obvious to implement the dopant profile of Fig. 16 in the pixel cell structure of Fig. 9E. In Fig. 16, the graded dopant profile contains both p-type and n-type dopants. (Ex. 1011, ¶¶0124-0132, Fig. 16)(Ex. 1002, ¶112).

CLAIM 19

“19. The semiconductor device of claim 1, wherein the device is an image sensor.”

Miyagawa’s device is an image sensor. (Ex. 1011, ¶0001, 0110)(Ex. 1002, ¶113).

CLAIM 20

Claim 20 is similar to claim 1. A comparison (redline) of differences between

claims 1 and 20 is provided in Ex. 1009 (p. 1).

“20[a]. A semiconductor device, comprising:”

See discussion above, claim 1, element 1[a], which has the same language.
(Ex. 1002, ¶114)(Ex. 1009, p. 1).

“[20b] a substrate of a first doping type at a first doping level having first and second surfaces;”

See discussion above, claim 1, element [1b], which has the same language.
(Ex. 1002, ¶115)(Ex. 1009, p. 1).

“[20c] a first active region disposed adjacent the first surface of the substrate with a second doping type opposite in conductivity to the first doping type and within which transistors can be formed in the surface thereof;”

See discussion above, claim 1, element [1c], which has similar language (Ex. 1002, ¶116)(Ex. 1009, p. 1). The present element [20c] specifies that the “surface” is the “surface of the substrate”, and that transistors can be formed “in the surface” of the first active region. These differences in language do not affect the mapping of the prior art onto the claim, because the transistors in Miyagawa’s first and second active regions are formed at the surface of the substrate, which is also the surface of the active region. See above, claim 1, element [1e]. (Ex. 1002, ¶116).s

“[20d] a second active region separate from the first active region

disposed adjacent to the first active region and within which transistors can be formed in the surface thereof;

See discussion above, claim 1, element [1d], which has similar language (Ex. 1002, ¶117)(Ex. 1009, p. 1). The present element [20d] specifies that transistors can be formed “in the surface” of the second active region. This difference in language does not affect the mapping of the prior art onto the claim, because the transistors in Miyagawa’s first and second active regions are formed at the surface of the substrate, which is also the surface of the active region. See above, claim 1, element [1e]. (Ex. 1002, ¶117).

“[20e] transistors formed in at least one of the first active region or second active region;”

See discussion above, claim 1, element [1e], which has the same language. (Ex. 1002, ¶118)(Ex. 1009, p. 1).

“[20f] at least a portion of at least one of the first and second active regions having at least one graded dopant concentration to aid carrier movement from the surface to the substrate; and”

See discussion above, claim 1, element [1f], which has similar language. (Ex. 1002, ¶119)(Ex. 1009, p. 1). The present claim element [20f] specifies that carrier movement is aided “from the surface” instead of “from the first and second active regions”, but this does not affect the mapping of the prior art to the claim, because the first and second active regions are aligned with the surface [of the substrate]. See

above, claim 1, element [1c]-[1d]. (Ex. 1002, ¶119).

“[20g] at least one well region adjacent to the first or second active region containing at least one graded dopant region, the graded dopant region to aid carrier movement from the first surface to the second surface of the substrate.”

See discussion above, claim 1, element [1g], which has the same language.

(Ex. 1002, ¶120)(Ex. 1009, p. 1).

CLAIM 21

“21. The semiconductor device of claim 20, wherein the substrate is an n-type substrate.”

Miyagawa renders claim 21 obvious. Although Miyagawa’s embodiment in Fig. 9E has a p-type substrate, Miyagawa also teaches that it is possible to use an n-type substrate. (Ex. 1011, ¶0146, Fig. 10, Fig. 20A)(Ex. 1002, ¶121). For example, a POSITA could use the same structure as shown in Fig. 9E, where the p-type substrate is replaced by a p well in an n-type substrate. (Ex. 1002, ¶121). It would have been obvious to a POSITA in the relevant timeframe that there were only two doping types for silicon, that these dopant types were known alternatives, and that either doping type could have been used in the embodiment of Fig. 9E, with no substantial difference in function. (Ex. 1002, ¶121). See *KSR*, 550 U.S. at 416-21.

CLAIM 22

“22. The semiconductor device of claim 20, wherein the substrate is a p-type substrate.”

See above, claim 2. (Ex. 1002, ¶122).

CLAIM 24

“24. The semiconductor device of claim 20, wherein the first active region and second active region contain at least one of either p-channel and n-channel devices.”

See above, claim 4. (Ex. 1002, ¶123).

CLAIM 26

“26. The semiconductor device of claim 20, wherein the first active region and second active region are each separated by at least one isolation region.”

See above, claim 6. (Ex. 1002, ¶124).

CLAIM 27

“27. The semiconductor device of claim 20, wherein dopants of the graded dopant concentration in the first active region or the second active region are either p-type or n-type.”

See above, claim 9. (Ex. 1002, ¶125).

CLAIM 31

“31. The semiconductor device of claim 20, wherein the graded dopant is fabricated with an ion implantation process.”

See above, claim 7. (Ex. 1002, ¶126).

CLAIM 36

“36. The semiconductor device of claim 20, wherein the device is an image sensor.”

See above, claim 19. (Ex. 1002, ¶127).

Ground 2. Claims 1-13, 15, 17, 20-32, and 34 were obvious over Yamashita

Claims 1-13, 15, 17, 20-32, and 34 were obvious under 35 U.S.C. §103(a) over U.S. Pat. No. 6,420,763 (“**Yamashita**”)(Ex. 1005).

Yamashita was not of record during the prosecution of the application leading to the '481 patent.


A. Effective Prior Art Date of Yamashita

Yamashita is a U.S. patent that issued on July 16, 2002, and is thus prior art under pre-AIA 35 U.S.C. §102(b).

B. Overview of the Combination

Yamashita teaches semiconductor devices for, *e.g.*, DRAM in integrated circuits. (Ex. 1005, 1:7-15) (Ex. 1002, ¶129). In Yamashita’s Eighth Embodiment, on which this Ground primarily relies, Yamashita teaches semiconductor structures useful for memory having both a logic circuit region and a memory cell region, as shown in Fig. 53, reproduced here:


FIG.53



(Ex. 1005, Fig. 53, 6:1-2, 21:19-34)(Ex. 1002, ¶129).

Yamashita further teaches “retrograde” n-wells and p-wells, meaning wells that have a doping concentration peak below the surface. (Ex. 1005, 21:19-41, Figs. 10, 55)(Ex. 1002, ¶130). These wells have graded dopant concentration profiles that aid carrier movement. (Ex. 1002, ¶130). For example, Fig. 55 shows the dopant concentration with depth of a retrograde p-well:

FIG.55



(Ex. 1005, Fig. 55, 21:35-41, 23:18-26)(Ex. 1002, ¶130).

Yamashita, on its own, expressly teaches almost all elements of the claims. (Ex. 1002, ¶131). This Ground is presented as one of obviousness for a few reasons. First, Yamashita describes retrograde n-wells and retrograde p-wells. “Retrograde” wells are wells that have a dopant level peak below the surface. (Ex. 1005, Fig. 55, 21:35-41)(Ex. 1002, ¶131). While Yamashita expressly shows a dopant profile concentration having a graded dopant profile in a retrograde p-well, it does not illustrate the corresponding graded dopant concentration profile in a retrograde n-well, which would have been obvious. Second, Yamashita teaches that graded dopant profiles create potential gradients that aid carrier movement, and the ability to aid carrier movement in the specific Eighth Embodiment on which the Ground

relies would have been obvious. (Ex. 1002, ¶131). Finally, this Ground also posits obviousness for certain dependent claims, as explained in detail in the claim mapping section where appropriate. The Rationale underpinning other obviousness grounds will be presented in the Claim Mapping section, under each claim element as appropriate.

C. Rationale (Motivation) Supporting Obviousness

The Rationale supporting obviousness will be explained below in the claim mapping section, below, under the claim limitation to which the obviousness argument pertains.

D. *Graham* Factors

The Graham factors are the same as explained under Ground 1.

E. Reasonable Expectation of Success

A POSITA would have had a reasonable expectation of success in using the prior art in the manner discussed in this petition. (Ex. 1002, ¶137). The art was relatively predictable in the relevant timeframe. (Ex. 1002, ¶137). A POSITA would have been able to make modifications to implement the Ground, and in particular would have been able to adjust doping gradients, electric fields created by dopant gradients and carrier movement to effect the purposes of Yamashita. (Ex. 1002, ¶137).

F. Analogous Art

Yamashita is analogous art because it is directed to the same field as the '481

patent (semiconductor devices). (Ex. 1001, claim 1, Abstract, 1:36-43)(Ex. 1005, Title, Abstract). Furthermore, the teachings of Yamashita would have been reasonably pertinent to the problems facing the named inventors, specifically, the improvement of memory function. (Ex. 1001, 3:48-57)(Ex. 1005, 1:12-3:22)(Ex. 1002, ¶138). *See Wyers*, 616 F.3d at 1238.

G. Claim Mapping

CLAIM 1


“1[a]. A semiconductor device, comprising:”

Yamashita teaches a semiconductor device. (Ex. 1005, Title, 1:7-9)(Ex. 1002, ¶140).

“[1b] a substrate of a first doping type at a first doping level having first and second surfaces;”

Yamashita teaches **a substrate of a first doping type at a first doping level having first and second surfaces**. Yamashita teaches a semiconductor device having a **substrate 1**, as shown below in the reproduction of Fig. 53 of Yamashita, with an added, red-dashed box to show the reference numeral 1 of the substrate:

FIG.53



(Ex. 1005, Fig. 53, 6:1-2, 21:20-24, 22:19-24, 7:19-21)(Ex. 1002, ¶141).

The substrate 1 is “p type semiconductor substrate 1 containing boron of a concentration on the order of $1 \times 10^{16} / \text{cm}^3$ ”. (Ex. 1004, 6:1-2, 21:20-24, 22:19-24, 7:19-21)(Ex. 1002, ¶142). Thus, the substrate is **of a first doping type (p-type) at a first doping level ($1 \times 10^{16} / \text{cm}^3$)**. (Ex. 1005, 8:13-14)(Ex. 1002, ¶142). The substrate has a **first surface** (the top surface of the device shown in Fig. 53) and a **second surface** (the bottom surface as indicated in Fig. 53). (Ex. 1002, ¶142).


“[1c] a first active region disposed adjacent the first surface of the substrate with a second doping type opposite in conductivity to the first doping type and within which transistors can be formed;”

Yamashita teaches **a first active region disposed adjacent the first surface**

with a second doping type opposite in conductivity to the first doping type within which transistors can be formed. Yamashita teaches a series of active regions separated by separation regions:

“As shown in FIG. 57, the field oxide film 24 is formed on the separation region on the main surface of the p type semiconductor substrate 1 containing boron of concentration on the order of 1×10^{16} / cm^3 , and the oxide film 29 for the gate oxide film 26 is formed on the active region.”

(Ex. 1005, 22:33-37)(Emphasis added)(Ex. 1002, ¶143). Figure 57 of Yamashita (referenced in the quote above) is reproduced below, with the locations of the eventual active regions indicated with added red arrows:



(Ex. 1005, 6:9-10, 22:29-39)(Ex. 1002, ¶143). The active regions at this stage in manufacturing are covered by a thin gate oxide, and separated by thick portions of field oxide 24. (Ex. 1005, 22:33-37)(Ex. 1002, ¶143). The field oxide (24) has the function of isolating active regions from one another. (Ex. 1005, 22:33-37)(Ex. 1002, ¶143). The “gate oxide”, after later steps, will become the oxide that separates gate electrodes from transistor channels in MOSFET transistors. (Ex. 1002, ¶143).

The active regions are disposed **adjacent to the first surface of the substrate** 1. (Ex. 1005, Fig. 57, 22:33-37)(Ex. 1002, ¶144).


Yamashita teaches that certain active regions will have n-type doping, which is **a second doping type opposite in conductivity to the first doping type** (which is p-type, as discussed above under claim limitation [1b]). (Ex. 1005, 23:4-16, 21:55-58, 21:66-22:1, 21:20-24, 22:7-9)(Ex. 1002, ¶145). The **first active region** with an n-type doping is indicated by the added red arrow in the reproduction of Fig. 53, reproduced below:

This diagram shows a cross-sectional view of a semiconductor device, divided into a **LOGIC CIRCUIT REGION** on the left and a **MEMORY CELL REGION** on the right. A red arrow points to a specific structure in the logic circuit region. The device features a substrate (1) with a gate stack (2) on top. The gate stack includes a gate dielectric (3) and a gate electrode (4). In the logic circuit region, the gate electrode (4) is connected to a word line (9) and a bit line (8). In the memory cell region, the gate electrode (4) is connected to a word line (26) and a bit line (25). The bit line (25) is connected to a memory cell (27). The memory cell (27) is formed by a gate electrode (4) and a bit line (25) that are connected to a memory cell (27). The memory cell (27) is formed by a gate electrode (4) and a bit line (25) that are connected to a memory cell (27).

The **first active region** is formed by ion implantation of phosphorous, producing a “retrograde n well 4” extending from the surface of the semiconductor to some depth. Yamashita explains:

(Ex. 1005, 23:4-10)(Emphasis added)(Ex. 1002, ¶146). Figure 63, discussed in the quote above, is reproduced here:


FIG.63



(Ex. 1005, Fig. 63)(Ex. 1002, ¶146).

The first active region is a region **within which transistors can be formed**.

Fig. 53, reproduced below with added labels and arrows, depicts the source, drain and channel of a transistor, which meets the claim language under the Patent Owner's interpretation (Ex. 1014, p. 33):



(Ex. 1005, Fig. 53, 6:1-2, 21:55-58)(Ex. 1002, ¶147). Furthermore, Yamashita teaches that additional transistors can be formed in this same region:


“A plurality of transistors or a single transistor is formed on the retrograde p well 8, the retrograde n well 4 and the retrograde n well 9 (not shown), and a CMOS is formed on the logic circuit region.”

(Ex. 1005, 21:55-58)(Emphasis added)(Ex. 1002, ¶147).

“[1d] a second active region separate from the first active region disposed adjacent to the first active region and within which transistors can be formed;”

Yamashita teaches **a second active region separate from the first active region disposed adjacent to the first active region** within which transistors can be formed. (Ex. 1002, ¶148). The second active region is shown in Fig. 53, reproduced below, with an added red arrow showing the **second active region**:

FIG.53



(Ex. 1005, Fig. 53)(Ex. 1002, ¶148). The second active region has a retrograde p well 8. (Ex. 1005, 21:20-23, 21:55-58, 22:64-23:3, 23:13-14)(Ex. 1002, ¶148). In the semiconductor arts, a substrate typically contains active regions, which can in turn contain or be contained in wells. (Ex. 1002, ¶148).

The second active region is **separate from the first active region** by a

“separation region”, which has an isolating field oxide layer 24, as explained above under element [1c]. (Ex. 1005, 22:33-37)(Ex. 1002, ¶149). The ’481 patent also separates active regions by isolation regions. (e.g., Ex. 1001, claim 6)(Ex. 1002, ¶149).

The second active region is also **adjacent to the first active region**, as shown in Fig. 53, above. (Ex. 1002, ¶150). This adjacent nature of the active regions was also obvious from the disclosure of CMOS logic, as Mr. Guidash explains. (Ex. 1002, ¶150).

Finally, Fig. 53 depicts a transistor formed in the second active region, and Yamashita teaches that additional **transistors can be formed in the second active region**:

“A plurality of transistors or a single transistor is formed on the retrograde p well 8, the retrograde n well 4 and the retrograde n well 9 (not shown), and a CMOS is formed on the logic circuit region.”

(Ex. 1005, 21:55-58)(Emphasis added)(Ex. 1002, ¶151).

“[1e] transistors formed in at least one of the first active region or second active region;”

As explained above under elements [1c] and [1d], Yamashita teaches that transistors are formed in both the first and second active regions. (Ex. 1005, Fig. 53, 21:55-58)(Ex. 1002, ¶152).

“[1f] at least a portion of at least one of the first and second active regions having at least one graded dopant concentration to aid carrier movement from the first surface to the second surface of the substrate; and”


Yamashita teaches that the first active region contains a retrograde n well 4, and the second active region contains a retrograde p well 8. (Ex. 1005, 21:19-25, 22:7-9)(Ex. 1002, ¶153). As Mr. Guidash explains, a “retrograde well” is an area of a semiconductor device that has a dopant concentration peak below the surface of the device, and thus a graded dopant profile that creates the claimed carrier movement. (Ex. 1002, ¶153)(Ex. 1018, ¶0045). The ’481 patent admits that:

“As desired, the n-well and p-wells can also be graded or retrograded in dopants to sweep those carriers away from the surface as well.”

(Ex. 1001, 4:7-9).


As to the **second active region** (which has a retrograde p well 8), Yamashita discloses a cross-section in Fig. 54, reproduced here:

FIG.54



(Ex. 1005, Fig. 54, 6:3-4, 21:19-26)(Ex. 1002, ¶154). Running through the second active region is a vertical axis C-C' toward the left-hand side. Along that axis, there is the dopant (“impurity”) concentration profile shown in Fig. 55, reproduced here:

FIG.55




(Ex. 1005, Fig. 55, 21:35-36, 6:5-6)(Ex. 1002, ¶154). As is visible from the figure, the **dopant concentration is graded**, because it increases from the surface, reaches a peak, and because it then decreases from the peak to a flatter portion at around a depth of two microns. (Ex. 1002, ¶154).

With respect to the **first active region**, although Yamashita does not provide a graph similar to the one shown in Fig. 55, Yamashita does disclose that the well 4 is a “retrograde n well”. (Ex. 1005, 21:19-25, 21:55-22:1, 22:7-9, 23:4-17)(Ex. 1002, ¶155). This indicates that the n well 4 has a dopant concentration profile with

a peak below the surface, similar to the one shown in Fig. 55. (Ex. 1002, ¶155). Furthermore, the ion implantation step described by Yamashita (Ex. 1005, 23:4-12, Fig. 63) would have produced a phosphorus (dopant) profile in the retrograde n well 4 similar to the dopant profile shown in Fig. 55 for boron. (Ex. 1002, ¶155). Thus, it would have been obvious based on the description of well 4 as a “retrograde n well”, the corresponding description of the dopant profile of the similarly-labeled retrograde p well 8, and the conditions under which the retrograde n well was created, that the first active region also had a dopant profile with a peak below the surface of the device, and thus a **graded dopant concentration**. (Ex. 1002, ¶155).

Under the Patent Owner’s claim construction (as explained above under Ground 1, element [1f]) the graded dopant profiles would obviously have the effect of **aiding carrier movement from the first surface to the second surface of the substrate**, because graded dopant profiles of Yamashita move carriers downward in the device. As explained by Mr. Guidash, a dopant concentration that is graded from the top to the bottom of the device will produce an electric field that carriers with one type of charge toward the bottom of the device, and carriers with the opposite charge toward the top of the device. (Ex. 1002, ¶156). The carriers that move toward the bottom of the device (**to the second surface of the substrate**) are carriers that are **aided from the first surface to the second surface of the substrate**. (Ex. 1002, ¶156).

The obvious effect of Yamashita's graded dopant profiles is exemplified by Figs. 3 and 4 of Yamashita, shown below. (Ex. 1002, ¶157). Fig. 3 shows a dopant profile concentration with a peak between 1 and 2 microns' depth, similar to the peak shown in the dopant concentration profile of Fig. 55. (Ex. 1002, ¶157). That peak produces an electric potential function (the derivative of which is an electric field) as shown in Fig. 4 (right side):



(Ex. 1005, 3:61-64, 7:32-8:5)(Ex. 1002, ¶157). Because of the electric field produced by the retrograde P well, negative carriers (electrons) will move down the slope to the right of the large negative potential peak, while positive carriers (holes) will move up the slope to the left of the positive potential peak, and thus both types of carriers are aided in their movement from the first to the second surfaces. (Ex. 1005, 7:32-8:5)(Ex. 1002, ¶157). It would have been obvious to implement, in the

Eighth embodiment of Yamashita, a potential gradient similar to the one in Fig. 4 from the surface to about 2.5 microns in depth using a graded dopant concentration. (Ex. 1002, ¶157). This was obvious because of the similarity of the dopant concentration profiles between 0 and 2.5 microns depth in Figs. 3 and 55, and because the potential gradient of Fig. 4 would fulfill the function of the Eighth Embodiment of Yamashita, namely that “soft error based on electrons can be controlled” by aiding minority carriers toward the bottom of the device. (Ex. 1005, 23:17-26, 7:56-63)(Ex. 1002, ¶157).


Furthermore, during prosecution of related U.S. Patent No. 8,421,195, the Applicant stated that “a graded dopant concentration itself creates a ‘built-in’ electrical field that forces the movement of carrier into a particular direction, whereby the ‘direction’ of the electrical field and the resulting direction of the carrier movement depends solely on the slope of the graded concentration of dopant.” (Ex. 1006, pp. 100-101)(citing Ex. 1008, 5:11-13). Accordingly, under Applicant’s interpretation, the retrograde wells of Yamashita are sufficient to meet the claim language.

“[1g] at least one well region adjacent to the first or second active region containing at least one graded dopant region, the graded dopant region to aid carrier movement from the first surface to the second surface of the substrate.”

Yamashita further teaches **at least one well region adjacent to the first or**

second active region. The well region is “retrograde p well 3”, which is shown in Fig. 53. (Ex. 1005, 21:20-22, 21:51-54)(Ex. 1002, ¶158). Figure 53 is reproduced below with an added, red-dashed box around the reference numeral 3 on the right-hand side:

FIG.53




(Ex. 1005, Fig. 53, 21:42-54)(Ex. 1002, ¶158).

The retrograde p-well 3 is a **well region**. (Ex. 1002, ¶159). The well region is **adjacent to the first or second active region**, as shown in Fig. 53. (Ex. 1002, ¶159). It was also obvious to situate the well 3 adjacent to the first active region to have CMOS logic circuits adjacent to a memory area, as suggested by Yamashita. (Ex. 1005, Fig. 53, 21:27-32)(Ex. 1002, ¶159).

The retrograde p-well 3 further **contains at least one graded dopant region**.

The dopant profile is shown in Fig. 10 of Yamashita (Ex. 1005, 21:36-41), reproduced here:

FIG.10




(Ex. 1006, Fig. 10, 21:37-41, 22:10-19)(Ex. 1002, ¶160). Figure 10 shows a dopant concentration (“impurity density”) profile similar to the one discussed above under element [1f]. (Ex. 1002, ¶160). The region labeled “p well” corresponds to the retrograde p well 3 and the region labeled “n type layer” corresponds to n type layer 5. (Ex. 1002, ¶160). The Figure shows a concentration peak with increasing dopant

beginning at the surface and proceeding to a peak, followed by decreasing dopant concentration to a depth somewhat greater than two microns, where the p well contacts the n type layer below it. (Ex. 1002, ¶160). The well region thus has **at least one graded dopant region.** (Ex. 1002, ¶160).

The graded dopant region is to **aid carrier movement from the first surface to the second surface of the substrate** under the Patent Owner's construction. This is obviously the case for the same reasons discussed above under claim element [1f]. (Ex. 1002, ¶161).

Furthermore, Yamashita teaches that the graded dopant concentration profile shown in Fig. 10 produces the potential profile shown in Fig. 11, reproduced here:

FIG.11



(Ex. 1005, Fig. 11, 4:14-15, 9:27-34)(Ex. 1002, ¶¶162-163). As shown in Fig. 11, the electrical potential (in volts, in the vertical axis) varies in a manner corresponding to the dopant concentration profile. (Ex. 1002, ¶¶162-163). The variation in potential is an electric field. (Ex. 1002, ¶162). The electric field causes movement of charged carriers in opposite directions (toward or away from the bottom of the device, depending on the charge of the carrier and the local direction of the field), and thus **aids carrier movement from the first to the second surfaces**. (Ex. 1005, 22:10-19)(Emphasis added)(Ex. 1002, ¶¶162-163). The potential barrier interrupting electron flow to the source/drain 25 (at the top of the device) indicates

that the potential barrier is **aiding** electron (carrier) **movement from the surface** towards the bottom of the device, which is **from the first surface to the second surface of the substrate**. (Ex. 1002, ¶¶162-163). Petitioner again notes the consistency with the named inventors' prosecution arguments, infringement contentions, and claim constructions. (Ex. 1006, p. 100)(Ex. 1017, pp. 12-13, 22-23)(Ex. 1014, pp. 2, 26, 28)(Patent Owner's claim constructions).

CLAIM 2

“2. The semiconductor device of claim 1, wherein the substrate is a p-type substrate.”

Yamashita teaches **the substrate is a p-type substrate**. (Ex. 1005, 22:10-14, 22:33-35)(Ex. 1002, ¶164).

CLAIM 3

“3. The semiconductor device of claim 1, wherein the substrate has epitaxial silicon on top of a nonepitaxial substrate.”

Yamashita teaches that its **substrates** can have **epitaxial silicon**. Specifically, Yamashita teaches that the p-type layer 2, as well as the n-type layer 5, are “formed...by epitaxial growth”. (Ex. 1005, 8:11-16, 8:50-54, 11:62-64, 12:27-28, 15:56-61, 16:53-57, 18:39-42, 21:20-24, 26:31-36)(Ex. 1002, ¶165). Silicon formed by epitaxial growth is **epitaxial silicon**. Furthermore, these layers are “formed on the p type semiconductor substrate 1”. (Ex. 1005, 8:11-15, 10:50-54, 11:62-67, 21:20-24, Figs. 60, 53)(Ex. 1002, ¶165).

While Yamashita does not expressly state that the substrate of the Eighth Embodiment is epitaxial silicon is **on top of a nonepitaxial substrate**, this was a common practice in the relevant timeframe, as explained by Mr. Guidash. (Ex. 1002, ¶166)(citing Ex. 1012, pp. 051, 058-059). In general, epitaxial silicon layers are higher quality for device manufacturing, but slower to grow. (Ex. 1002, ¶166). Therefore, providing a thicker nonepitaxial substrate for handling and stability, topped by a higher-quality epitaxial substrate, made economic sense in the relevant timeframe. (Ex. 1002, ¶166). Thus, it would have been obvious for Yamashita to provide for a **substrate having epitaxial silicon on top of a nonepitaxial substrate**. (Ex. 1002, ¶166).

CLAIM 4

“4. The semiconductor device of claim 1, wherein the first active region and second active region contain one of either p-channel and n-channel devices.”

See above, claim 1, limitations [1c]-[1e] (discussing the formation of transistors in the first and second active regions, as well as their dopant types). The transistors in the first and second active region comprise both **p-channel and n-channel** devices. (Ex. 1005, 21:42-65)(Ex. 1002, ¶167).

CLAIM 5

“5. The semiconductor device of claim 1, wherein the first active region and second active region contain either p-channel or n-channel devices in n-wells or p-wells, respectively, and each well has

at least one graded dopant.”

See above, claim 4 (discussing p-channel and n-channel devices), claim 1, elements [1c] and [1d] (discussing the n-wells (e.g., n well 4) and p-wells (e.g., p well 8) respectively), and claim limitation [1f] (discussing the graded dopant regions in the retrograde n well 4 and the retrograde p well 8). (Ex. 1002, ¶168).

CLAIM 6

“6. The semiconductor device of claim 1, wherein the first active region and second active region are each separated by at least one isolation region.”

As discussed above under claim 1, element [1c], the active regions under gate oxide 29 in Fig. 57 are separated by “separation regions” in the form of field oxide 24. (Ex. 1005, 22:32-39)(Ex. 1002, ¶169). These separation regions are visible between active regions, including after transistor construction, in Figs. 53 and 57-63. (Ex. 1002, ¶169). Field oxide regions are isolation regions. (Ex. 1002, ¶169).

CLAIM 7

“7. The semiconductor device of claim 1, wherein the graded dopant is fabricated with an ion implantation process.”

Yamashita teaches that the **graded dopant is fabricated with an ion implantation process** in each of retrograde p wells 3 and 8, as well as retrograde n well 4. (Ex. 1005, 22:57-23:17)(Ex. 1002, ¶170).

CLAIM 8

“8. The semiconductor device of claim 1, wherein the first and second active regions are formed adjacent the first surface of the substrate.”

See above, claim 1, element [1c], which already requires that the *first* active region be “disposed adjacent to the surface”. (Ex. 1002, ¶171). The *second* active region, in turn, is disposed horizontally adjacent to the first active region (see above, claim 1, element [1d]), and is also **adjacent the first (top) surface of the substrate**. See above, claim 1, element [1d]. (Ex. 1002, ¶171). To the extent that the word “formed” (as opposed to the word “disposed” in claim 1) requires a physical process, the first and second active regions are also “formed” where they are ultimately “disposed”. (Ex. 1005, 21:55-22:6, Fig. 53)(Ex. 1002, ¶171).

CLAIM 9

“9. The semiconductor device of claim 1, wherein dopants of the graded dopant concentration in the first active region or the second active region are either p-type or n-type.”


See above, claim 1, limitations [1c] and [1d] (discussing dopants of the first and second active region) as well as limitation [1f], discussing the graded dopants. (Ex. 1002, ¶172).

CLAIM 10

“10. The semiconductor device of claim 1, wherein dopants of the graded dopant concentration in the first active region are both p-type and n-type.”

Yamashita teaches claim 10. As discussed above under claim 1, element [1b], Yamashita begins with a “p type semiconductor substrate 1 containing boron of a concentration on the order of $1 \times 10^{16} / \text{cm}^3$ ”. (Ex. 1005, 22:33-38, 6:1-2, 21:20-24, 22:19-24, 7:19-21)(Ex. 1002, ¶173). The substrate 1, at an earlier stage in the fabrication process, is shown in Fig. 57, reproduced here:


FIG.57



(Ex. 1005, Fig. 57, 22:33-38)(Ex. 1002, ¶173).

As discussed above under claim 1, element [1c], the **first active region** has a retrograde n well 4, which has a graded dopant concentration. The retrograde n well 4 is formed by the ion implantation of phosphorus ions, which are **n-type dopants**, into the already p-type substrate. (Ex. 1005, 23:4-12)(Ex. 1002, ¶174). This implantation is shown in Fig. 63, reproduced again here:

FIG.63



(Ex. 1005, Fig. 63, 23:4-12)(Ex. 1002, ¶174).

Because the n well 4 (which is in the first active region) is formed by the implantation of n-type dopants into substrate 1, which has p-type dopants, and because the implantation of n-type dopants does not remove p-type dopants, Yamashita teaches claim 10. (Ex. 1002, ¶175).

CLAIM 11

“11. The semiconductor device of claim 1, wherein dopants of the graded dopant concentration in the second active region are both p-type and n-type.”


The combination renders claim 11 obvious. As discussed above under claim 1, elements [1d] and [1f], the second active region of Yamashita contains a

retrograde p well 8, which has a **graded dopant region** containing **p-type dopants** (namely, boron). (Ex. 1005, 22:64-23:3)(Ex. 1002, ¶176).

With respect to the required n-type dopants, it would have been obvious to use an n-type substrate, in which the retrograde p well 8 was implanted, thus providing both p-type and n-type dopants. (Ex. 1002, ¶177).

Specifically, Yamashita discloses, in the context of its Seventh Embodiment, an “n type semiconductor substrate 11”. (Ex. 1005, 19:57-20:7, 20:31-39, Fig. 48)(Ex. 1002, ¶1). The n-type semiconductor 11 then has a p-type impurity layer 2 and a retrograde p well 3. (Ex. 1005, 20:1-7)(Ex. 1002, ¶178). The layers are shown in Fig. 48, reproduced here:

FIG.48




(Ex. 1005, Fig. 48)(Ex. 1002, ¶178).

It would have been obvious to use an n-type substrate, as suggested by the Seventh Embodiment of Yamashita, in the Eighth Embodiment of Yamashita. A POSITA would have recognized that the Eighth Embodiment could have been used with a p-type or an n-type substrate without unpredictable results and with a reasonable expectation of success, as long as the appropriately doped well is implanted for each type of device. (Ex. 1002, ¶179). In the Seventh Embodiment, for example, a retrograde p well 3 is implanted near the surface, which is similar to the retrograde p well implanted for the second active region. (Ex. 1005, 20:1-7, 20:35-39, *compare* Figs. 50 and 54)(Ex. 1002, ¶179). In addition, Yamashita teaches that the structure of the Seventh Embodiment is advantageous. (Ex. 1005, 20:31-39)(Ex. 1002, ¶179). A POSITA would thus have expected advantages in using the n-type semiconductor substrate and structure of the Seventh Embodiment together with the Eighth Embodiment of Yamashita. (Ex. 1002, ¶179).

With the n-type semiconductor substrate of the Seventh Embodiment, the substrate has a dopant concentration, as required by claim 1, specifically phosphorus of concentration on the order of $1 \times 10^{16} / \text{cm}^3$. (Ex. 1005, 18:59-65)(Ex. 1002, ¶¶180-181). The dopant concentration profile along the line A – A' in Fig. 48 is shown in Fig. 50, reproduced here:

FIG.50



(Ex. 1005, Fig. 50, 5:60-62, 19:65-67)(Ex. 1002, ¶180). As can be seen from the Figure, the p-type dopant (boron) and n-type dopant (phosphorous) overlap in the region of graded dopant profile. (Ex. 1002, ¶180). Thus, both dopant types obviously would contribute to the dopant level, meaning that **dopants of the graded dopant concentration in the second active region are both p-type and n-type.** (Ex. 1002, ¶181).

CLAIM 12

“12. The semiconductor device of claim 1, wherein dopants of the graded dopant region in the well region are both p-type and n-type.”

As discussed above under claim 1, element [1g], the well region with a graded dopant concentration is the p well 3. The p well 3 is formed by boron implantation, and thus has **p-type dopants.** (Ex. 1005, 22:57-63, Figs. 17, 53)(Ex. 1002, ¶182).

The p well 3, however, is formed after the ion implantation and diffusion of phosphorous, which is an n-type dopant, forming layer 5. (Ex. 1005, 22:39-63, Figs. 58-61)(Ex. 1002, ¶182). Because the p well 3 is formed by the implantation of p-type dopants into n type layer 5, which has n-type dopants, and because the implantation of p-type dopants does not remove n-type dopants, Yamashita teaches claim 12. (Ex. 1002, ¶182).

CLAIM 13

“13. The semiconductor device of claim 1, wherein the transistors which can be formed in the first and second active regions are CMOS transistors requiring at least a source, a drain, a gate and a channel.”

The first and second active regions, and their transistors, are discussed above under claim 1, elements [1c]-[1e]. Yamashita further states:

“A plurality of transistors or a single transistor is formed on the retrograde p well 8, the retrograde n well 4 and the retrograde n well 9 (not shown), and a **CMOS** is formed on the logic circuit region.”

(Ex. 1005, 21:55-58)(Emphasis added)(Ex. 1002, ¶183). As Mr. Guidash explains, a POSITA would have understood from this description that pMOS transistors are formed in the n well 4, and nMOS transistors are formed in the p well 8, and that these transistors together form CMOS digital logic, and are thus **CMOS digital logic transistors**. (Ex. 1002, ¶183). Transistors have sources, drains, channels and gates. (Ex. 1005, 21:55-65, 22:10-18, 22:32-39)(Ex. 1002, ¶183).

CLAIM 15

“15. The semiconductor device of claim 1, wherein the device is a complementary metal oxide semiconductor (CMOS) with a nonepitaxial substrate.”

See above, claim 13 (discussing CMOS) and claim 3 (discussing a non-epitaxial substrate). (Ex. 1002, ¶184).

CLAIM 17

“17. The semiconductor device of claim 1, wherein the device is a logic device.”

Yamashita teaches that the **transistors** of the first and second active regions **form digital logic**. Yamashita states:

“A plurality of transistors or a single transistor is formed on the **retrograde p well 8**, the **retrograde n well 4** and the retrograde n well 9 (not shown), and a CMOS is formed on the **logic circuit region**.”

(Ex. 1005, 21:55-58)(Emphasis added)(Ex. 1002, ¶185). The logic circuit region is shown in Fig. 53, and encompasses both the first active region (discussed above under element [1c]) and the second active region (discussed above under element [1d]). (Ex. 1005, Fig. 53, 21:27-22:9)(Ex. 1002, ¶185).

CLAIM 20

Claim 20 is similar to claim 1. A comparison (redline) of differences between claims 1 and 20 is provided in Ex. 1009 (p. 1).

“20[a]. A semiconductor device, comprising:”

See discussion above, claim 1, element 1[a], which has the same language.

(Ex. 1002, ¶186)(Ex. 1009, p. 1).

“[20b] a substrate of a first doping type at a first doping level having first and second surfaces;”

See discussion above, claim 1, element [1b], which has the same language.

(Ex. 1002, ¶187)(Ex. 1009, p. 1).

“[20c] a first active region disposed adjacent the first surface of the substrate with a second doping type opposite in conductivity to the first doping type and within which transistors can be formed in the surface thereof;”

See discussion above, claim 1, element [1c], which has similar language (Ex. 1002, ¶188)(Ex. 1009, p. 1). The present element [20c] specifies that the “surface” is the “surface of the substrate”, and that transistors can be formed “in the surface” of the first active region. These differences in language do not affect the mapping of the prior art onto the claim, because the transistors in Yamashita’s first and second active regions are formed at the surface of the substrate, which is also the surface of the active region. See above, claim 1, element [1e]. (Ex. 1002, ¶188).

“[20d] a second active region separate from the first active region disposed adjacent to the first active region and within which transistors can be formed in the surface thereof;”

See discussion above, claim 1, element [1d], which has similar language (Ex. 1002, ¶189)(Ex. 1009, p. 1). The present element [20d] specifies that transistors can be formed “in the surface” of the second active region. This difference in language does not affect the mapping of the prior art onto the claim, because the transistors in Yamashita’s first and second active regions are formed at the surface of the substrate, which is also the surface of the active region. See above, claim 1, element [1e]. (Ex. 1002, ¶189).

“[20e] transistors formed in at least one of the first active region or second active region;”

See discussion above, claim 1, element [1e], which has the same language. (Ex. 1002, ¶190)(Ex. 1009, p. 1).

“[20f] at least a portion of at least one of the first and second active regions having at least one graded dopant concentration to aid carrier movement from the surface to the substrate; an”

See discussion above, claim 1, element [1f], which has similar language. (Ex. 1002, ¶191)(Ex. 1009, p. 1). The present claim element [20f] specifies that carrier movement is aided “from the surface” instead of “from the first and second active regions”, but this does not affect the mapping of the prior art to the claim, because the first and second active regions are aligned with the surface [of the substrate]. See above, claim 1, element [1c]-[1d]. (Ex. 1002, ¶191).

“[20g] at least one well region adjacent to the first or second active region containing at least one graded dopant region, the graded dopant region to aid carrier movement from the first surface to the second surface of the substrate.”

See discussion above, claim 1, element [1g], which has the same language.

(Ex. 1002, ¶192)(Ex. 1009, p. 1).

CLAIM 21

“21. The semiconductor device of claim 20, wherein the substrate is an n-type substrate.”

See above, claim 11, under which it is discussed that it would have been obvious to use an n-type substrate with the Eighth Embodiment of Yamashita. (Ex. 1002, ¶193).

CLAIM 22

“22. The semiconductor device of claim 20, wherein the substrate is a p-type substrate.”

See above, claim 2. (Ex. 1002, ¶194).

CLAIM 23

“23. The semiconductor device of claim 20, wherein the substrate has epitaxial silicon on top of a nonepitaxial substrate.”

See above, claim 3. (Ex. 1002, ¶195).

CLAIM 24

“24. The semiconductor device of claim 20, wherein the first active region and second active region contain at least one of either p-channel and n-channel devices.”

See above, claim 4. (Ex. 1002, ¶196).

CLAIM 25

“25. The semiconductor device of claim 20, wherein the first active region and second active region contain either p-channel or n-channel devices in n-wells or p-wells, respectively, and each well has at least one graded dopant.”

See above, claim 5. (Ex. 1002, ¶197).

CLAIM 26

“26. The semiconductor device of claim 20, wherein the first active region and second active region are each separated by at least one isolation region.”

See above, claim 6. (Ex. 1002, ¶198).

CLAIM 27

“27. The semiconductor device of claim 20, wherein dopants of the graded dopant concentration in the first active region or the second active region are either p-type or n-type.”

See above, claim 9. (Ex. 1002, ¶199).

CLAIM 28

“28. The semiconductor device of claim 20, wherein dopants of the graded dopant concentration in the first active region are both p-type and n-type.”

See above, claim 10. (Ex. 1002, ¶200).

CLAIM 29

“29. The semiconductor device of claim 20, wherein dopants of the graded dopant concentration in the second active region are both p-

type and n-type.”

See above, claim 11. (Ex. 1002, ¶201).

CLAIM 30

“30. The semiconductor device of claim 20, wherein dopants of the graded dopant region in the well region are both p-type and n-type.”

See above, claim 12. (Ex. 1002, ¶202).

CLAIM 31

“31. The semiconductor device of claim 20, wherein the graded dopant is fabricated with an ion implantation process.”

See above, claim 7. (Ex. 1002, ¶203).

CLAIM 32

“32. The semiconductor device of claim 20, wherein the substrate is a complementary metal oxide semiconductor (CMOS) device.”

See above, claim 13. (Ex. 1002, ¶204).

CLAIM 34

“34. The semiconductor device of claim 20, wherein the device is a logic device.”

See above, claim 17. (Ex. 1002, ¶205).

Ground 3. Claims 1--36 were obvious over Silverbrook in view of Yamashita.

Claims 1-36 were obvious under 35 U.S.C. §103(a) over U.S. Pat. No.

6,614,560 (“**Silverbrook**”)(Ex. 1004) in view of Yamashita. Yamashita was discussed above under Ground 1.

Silverbrook was not of record during the prosecution of the application leading to the ’481 patent.

A. Effective Prior Art Date of Silverbrook

Silverbrook is a U.S. patent that issued on September 2, 2003, from an application filed July 10, 1998, and is thus prior art under pre-AIA 35 U.S.C. §§102(a) and (e).

B. Overview of the Combination

As discussed above under Ground 1, Yamashita teaches semiconductor devices for, *e.g.*, DRAM in integrated circuits. (Ex. 1005, 1:7-15). Yamashita teaches on its own almost all elements of the claims. (Ex. 1002, ¶207). Certain dependent claims, however, require that the semiconductor device have functionality such as a “central processing unit”. Silverbrook, however, teaches an integrated circuit (called an “Image Capture and Processing Chip” or “ICP”) having DRAM, a CPU, an image sensor, in which it is appropriate to use Yamashita’s devices. (Ex. 1004, 6:42-55, Fig. 15)(Ex. 1002, ¶207). This Ground posits that it would have been obvious to use Yamashita in an electronic system having chip like Silverbrook’s ICP.


C. Rationale (Motivation) Supporting Obviousness

It would have been obvious to use Yamashita’s devices in an electronic device

and integrated circuit like Silverbrook's ICP. (Ex. 1002, ¶208).

As discussed above under Ground 1, Yamashita teaches semiconductor structures useful for memory (and in particular, DRAM) having both a logic circuit region and a memory cell region, as shown with respect to the Eighth Embodiment in Fig. 53. (Ex. 1005, Fig. 53, 21:20-34)(Ex. 1002, ¶209).

Silverbrook teaches a camera system (an electronic device) having an Image Capture and Processing Chip (ICP) that employs DRAM and logic circuitry. (Ex. 1004, Abstract, 6:42-10:23)(Ex. 1002, ¶210). The layout of the ICP is shown in Silverbrook's Fig. 15, reproduced here:



(Ex. 1004, Fig. 15, 6:42-10:23)(Ex. 1002, ¶210). As seen at the bottom of Fig. 15, the ICP has DRAM and a logic circuit region for executing logical calculations (*e.g.*, the 16 bit ALU 219, the Color ALU 213, and the Convolver 215). (Ex. 1004, 6:46-48, 7:1-27, 10:9-50)(Ex. 1002, ¶210).

Silverbrook does not teach the low-level semiconductor structure of devices that form the DRAM and logic devices, but does state that they “can be vendor-supplied cores” (Ex. 1004, 7:28-30). A POSITA would have understood Silverbrook to be teaching that the exact semiconductor techniques used for the DRAM and logic circuit can be obtained from other prior art. (Ex. 1002, ¶211).

A POSITA further would have found it obvious to use the techniques of Yamashita in Silverbrook. (Ex. 1002, ¶212). Yamashita teaches that its techniques can be used to achieve the advantages of:

“provid[ing] a semiconductor device having a substrate impurity structure that has both soft error resistance and latch up resistance and that prevents faulty circuit operation when the semiconductor device is formed with a fine structure.”

(Ex. 1005, 3:15-18, *see also* 23:17-25)(Ex. 1002, ¶212). A POSITA thus would have found the combination obvious based on the advantages of Yamashita.

A POSITA further would have found the combination obvious because Silverbrook represents a known type of integrated circuit that required circuitry for DRAM and logic circuits, and would have been ready for improvement using the

known techniques of Yamashita in a predictable manner. (Ex. 1002, ¶213). *See KSR*, 550 U.S. at 416-21.

D. *Graham* Factors

The *Graham* factors are discussed above under Ground 2, and apply similarly here.

E. Reasonable Expectation of Success

A POSITA would have had a reasonable expectation of success for the reasons discussed under Ground 2, and in using Yamashita's techniques in Silverbrook's ICP. (Ex. 1002, ¶215).

F. Analogous Art

Yamashita is analogous art as described under Ground 2. Silverbrook is analogous art because it is in the same field as the '481 patent (semiconductor devices). (Ex. 1001, claim 1, Abstract, 1:36-43)(Ex. 1004, Title, 1:9-11, 2:10-16)(Ex. 1002, ¶216). Furthermore, Silverbrook would have been reasonably pertinent to the problems facing the named inventors, including producing integrated circuits including CMOS image sensors and memory. (Ex. 1001, 3:48-4:1)(Ex. 1004, Title, Fig. 15, 6:41-8:17, 11:14-30)(Ex. 1002, ¶216). *See Wyers*, 616 F.3d and 1238.

G. Claim Mapping

The claim mapping for this ground is the same as the claim mapping for Ground 1, except that the combination further renders claims 14, 16, 18-19, 33, and

35-36 obvious, as discussed below.

CLAIM 14

“14. The semiconductor device of claim 1, wherein the device is a dynamic random access memory (DRAM).”

Silverbrook teaches that its chip has DRAM, and is thus **a dynamic random access memory (DRAM)**. (Ex. 1004, 11:13-30, 11:47-49, Fig. 15)(Ex. 1002, ¶218).

CLAIM 16

“16. The semiconductor device of claim 1, wherein the device is a flash memory.”

Silverbrook teaches that its chip has flash memory, and is thus **a flash memory**. (Ex. 1004, 7:53-57, 11:27-67, Fig. 15)(Ex. 1002, ¶219).

CLAIM 18

“18. The semiconductor device of claim 17, wherein the device is a central processing unit.”

Silverbrook teaches that its chip has a central processing unit, and is thus **a central processing unit**. (Ex. 1004, 7:53-57, 11:14-20, 11:55-67, 15:50-64, Fig. 15)(Ex. 1002, ¶220).

CLAIM 19

“19. The semiconductor device of claim 1, wherein the device is an image sensor.”

Silverbrook teaches that its chip has an image processor, and thus **is an image sensor**. (Ex. 1004, 6:56-57, 7:54-57, 11:21-37, Fig. 15)(Ex. 1002, ¶221).

CLAIM 33

“33. The semiconductor device of claim 20, wherein the device is a flash memory.”

Silverbrook teaches that its chip has flash memory, and is thus **a flash memory**. (Ex. 1004, 7:53-57, 11:27-67, Fig. 15)(Ex. 1002, ¶222).

CLAIM 35

“35. The semiconductor device of claim 34, wherein the device is central processing unit.”

Silverbrook teaches that its chip has a central processing unit, and is thus **a central processing unit**. (Ex. 1004, 11:54-55, 11:65-67, Fig. 15)(Ex. 1002, ¶223).

CLAIM 36

“36. The semiconductor device of claim 20, wherein the device is an image sensor.”

Silverbrook teaches that its chip has an image processor, and thus **is an image sensor**. (Ex. 1004, 11:27-30, 11:42-45, 12:12-23, Fig. 15)(Ex. 1002, ¶224).

Ground 4. Claims 1-36 are obvious over Silverbrook, Yamashita, and Nishi.

Claims 1-36 were obvious over Silverbrook and Yamashita (Grounds 2 and 3) in further view of the Nishi, et al. (eds.) *Handbook of Semiconductor Manufacturing Technology*, Marcel Dekker, Inc., New York (2000)(Ex. 1012).

A. Effective Prior Art Dates

Silverbrook and **Yamashita** are prior art as discussed under Grounds 1 and 2.

Nishi is a textbook published in the year 2000. (Ex. 1002, ¶226)(*citing* Exs. 1024-1027). It thus qualifies as prior art under pre-AIA 35 U.S.C. §102(b).

B. Overview of the Ground

This ground posits that it would have been obvious to provide for additional graded dopant profile portions to the retrograde wells 4 and 8 of Yamashita, as taught by Nishi. The ground is directed to the possibility that the Patent Owner might argue both that the term “active region” has a particular depth at which it stops, and that Yamashita does not teach a graded dopant profile within that depth.

The combination with Nishi begins with the observation that Nishi teaches a “modulated retrograde well” dopant profile—applicable to CMOS transistors—in its Fig. 11 and surrounding text. (Ex. 1012, p. 086)(Ex. 1002, ¶228). Figure 11 of Nishi is reproduced below, and shows a dopant concentration profile with depth, where the surface of the substrate is on the left side of the figure:





Figure 11 Doping profile of a modulated retrograde well structure, showing the device parameters affected by the doping level at each depth. Adapted from references [40,41].

(Ex. 1012, Fig. 11, p. 086)(Ex. 1002, ¶228).

This ground posits that it would have been obvious to provide for at least the left-most peak in the Nishi Fig. 11 profile (labeled with “Threshold voltage, Punchthrough Suppression” at the peak and “Channel Mobility” at the left shoulder”) in Yamashita’s retrograde wells 4 and 8. (Ex. 1012, p. 086)(Ex. 1002, ¶229). This would have provided for a graded dopant profile that is very close to the surface of the device in Yamashita, and within the transistor channel. (Ex. 1002,

¶229). A modified version of Fig. 55 of Yamashita, showing the additional peak from Nishi, is provided below, with an added, red-dashed line indicating the peak from Nishi:



(Ex. 1005, Fig. 55)(Ex. 1002, ¶229). A similar modification would be made to the dopant profiles in both wells 4 and 8, using n-type and p-type dopants, respectively. (Ex. 1002, ¶230).

C. Rationale (Motivation) Supporting Obviousness

The modification would have been obvious. (Ex. 1002, ¶231). Yamashita

already suggests such a modification, stating:

“A plurality of transistors or a single transistor is formed on the retrograde p well 8, the retrograde n well 4 and the retrograde n well 9 (not shown), and a CMOS is formed on the logic circuit region. In this case, in the retrograde wells, the channel implantation layer for punch-through prevention and threshold control is formed at the depth of 0-0.2 μm from the substrate as needed.”

(Ex. 1005, 21:55-61)(Emphasis added)(Ex. 1002, ¶231). This expressly suggests forming an implantation in the transistor channel region, which would result in a peak of dopant concentration at a depth between 0 and 0.2 μm . (Ex. 1002, ¶231). Furthermore, the purpose of this implantation is for “punch-through prevention and threshold control”, which are exactly the purposes shown in Fig. 11 of Nishi for the left-most (shallowest) dopant concentration peak. (Ex. 1002, ¶231). This implantation would make sense in Yamashita’s device, as Mr. Guidash explains. (Ex. 1002, ¶231).

Furthermore, Yamashita teaches that the transistors in the Logic Circuit Region (*see* Fig. 53) are MOSFET transistors in a CMOS process. (Ex. 1005, 21:34)(Ex. 1002, ¶232). Nishi teaches that the modulated retrograde well is particularly effective for such transistors, and had, by 2000, replaced other standard well processes. (Ex. 1012, p. 086)(Ex. 1002, ¶232). Nishi explains:


“The modulated well structure (Fig. 11) has replaced the older

diffused well process, due to its higher processing flexibility and lower cost. Since the well forms the MOSFET's 'back gate', the well doping will fundamentally affect the transistor's electrical performance. **Engineering the well with multiple implants and minimal thermal diffusion** allows independent control of dopant levels throughout the depth of the well, and thus **independent optimization of key MOSFET performance characteristics** (Fig. 11).”

(Ex. 1012, p. 086)(Emphasis added)(Ex. 1002, ¶232). Nishi thus teaches to engineer wells “with multiple implants and minimal thermal diffusion”, resulting in multiple peaks in the dopant profile concentration. (Ex. 1012, p. 086)(Ex. 1002, ¶232). This allows better control of the threshold voltage of the transistor (“ V_T ” above), allows for punch-through suppression, and allows for hot carrier control, as shown in Nishi Fig. 11 and (as to V_T and punch-through suppression) taught expressly by Yamashita. (Ex. 1005, 21:55-61)(Ex. 1012, pp. 085-086)(Ex. 1002, ¶232). Nishi further teaches that having a lower dopant concentration at shallower depths in the transistor channel “increase[s] mobility and decrease[s] capacitance”, while “[h]eavier doping below the surface (retrograde doping) reduces minority carrier collection....” (Ex. 1012, p. 086)(Ex. 1002, ¶232). To the extent desired, a POSITA could have used all four peaks shown in Nishi Fig. 11 in an obvious manner. (Ex. 1002, ¶232). The advantages (the ability to better control the transistor threshold voltage, punch-through suppression, hot carrier control and increased transistor

channel mobility, decreased minority carrier collection and decreased capacitance) would have been seen as valuable by a POSITA in the relevant timeframe, and would have rendered the combination obvious. (Ex. 1002, ¶232).

Furthermore, it would have been obvious to arrange the doping peak of Nishi in Yamashita specifically to **aid the movement of carriers from the first surface to the second surface of the substrate** (applying the Patent Owner's construction, as explained above under Ground 1, element [1f]). (Ex. 1002, ¶233). This would have been obvious to a POSITA in order to achieve the threshold voltage control and hot carrier control, as shown in Fig. 11 of Nishi, reproduced again here with highlighting added:



(Ex. 1012, p. 086)(Ex. 1002, ¶233). As Mr. Guidash explains, threshold voltage control can be provided by the gradient in the doping profile. (Ex. 1002, ¶233). This allows the designer a way to influence threshold voltage that is less coupled to punchthrough voltage. (Ex. 1012, p. 086)(Ex. 1002, ¶233). Such independent control over design parameters is an express goal of Nishi's modulated well. (Ex. 1012, p. 086)(Ex. 1002, ¶233). Furthermore, hot carriers (which can damage the transistor) are controlled by the right-hand slope of the first peak in Fig. 11, because they are aided away from the surface toward the substrate, where they cannot damage the transistor. (Ex. 1002, ¶233). Thus it would have been obvious to arrange the graded dopant profile in order **to aid carrier movement from the first surface**

to the second surface of the . (Ex. 1002, ¶233).

Finally, the technique suggested by Nishi was, in the relevant timeframe, a well-known (indeed, textbook) technique for improving exactly the type of transistors taught by Yamashita, and could have been used in Yamashita with no unpredictable results, and was thus obvious under *KSR*, 550 U.S. 398, 416-21 (2007). (Ex. 1002, ¶234).

D. *Graham* Factors

The *Graham* factors are the same as discussed under Grounds 1-3, with the exception that the relationship of the prior art to the claims is altered in this Ground.

E. Reasonable Expectation of Success

A POSITA in the relevant timeframe would have had a reasonable expectation of success in implementing the transistor channel peak (and any other of Nishi's peaks in Fig. 11, as desired). As Mr. Guidash explained, the dopant profiles shown in Nishi were accomplished by ion implantation, which was a standard, predictable technique in the relevant timeframe. (Ex. 1002, ¶236).

F. Analogous Art

Nishi is analogous art because it is in the same field as the '481 patent (semiconductor devices) and as a handbook on manufacturing such devices, would have been highly relevant to the problems purportedly facing the named inventors. (Ex. 1002, ¶237).

G. Claim Mapping

The claim mapping is the same as described in Ground 3, except that the first and second active regions would have one (or more, if desired) additional **at least one graded dopant concentration to aid carrier movement**. (Ex. 1002, ¶238). These graded regions would be the additional peak as discussed above, present in the channels of transistors formed in both the retrograde p-well 8 and retrograde n-well 4. (Ex. 1002, ¶238). This peak is a **graded dopant profile** in each active region, which would have obviously and necessarily been **to aid carrier movement from the first surface to the second surface of the substrate** (claim limitations [1f]-[1g] and [20f]-[20g]), as explained above in the section entitled Rationale (Motivation) Supporting Obviousness. (Ex. 1002, ¶238). The mapping for other elements of the independent or dependent claims does not change. (Ex. 1002, ¶238). In particular, the mapping for claims 9-12 and 27-30 (the language of which pertains to the graded dopant concentration) does not change if the graded region is at shallower depth. (Ex. 1002, ¶238).

IV. DISCRETIONARY INSTITUTION

A. The Board should not deny the petition under 35 U.S.C. §325(d)

The Board should not exercise its discretion to deny the petition. *See Advanced Bionics, LLC v. MED-EL Elektromedizinische Geräte G.m.b.H.*, IPR2019-01469, Paper 6, *8-9 (PTAB Feb. 13, 2020) (precedential).

The principal prior art references, Miyagawa, Yamashita, Silverbrook, and

Nishi, were not before the Office during the Examination the application leading to the '481 patent. (Ex. 1007).

Furthermore, the breadth of the claims in light of the prior art, combined with the strength of the prior art and the additional evidence presented in the petition would “warrant reconsideration of the prior art or arguments”. *Becton, Dickinson*, at 17-18.

B. The Board should not deny the petition under 35 U.S.C. §314(a)

Nor should the Board deny the petition under 35 U.S.C. §314(a) in view of the co-pending litigation between Greenthread, Dell, and Intel (hereinafter the “West-Texas Litigation”). *See Apple Inc. v. Fintiv, Inc.*, IPR2020-00019, Paper 11 (PTAB Mar. 20, 2020) (precedential)(“*Fintiv*”).

The *Fintiv* factors weigh in favor of institution, as follows:

Fintiv Factor 1 (“*whether the court granted a stay or evidence exists that one may be granted if a proceeding is instituted*”). None of the parties in the West-Texas Litigation have moved for a stay pending *inter partes* review, and it is unclear whether any party would. This factor is thus neutral.

Fintiv Factor 2 (“*proximity of the court’s trial date to the Board’s projected statutory deadline for a final written decision*”): The trial date in the West-Texas Litigation is only tentatively set for 12/11/23, but the Court expects to revisit that date at the conclusion of the claim construction hearing. (Ex. 1019, p. 3)(“[t]he

Court expects to set this date [December 11, 2023] at the conclusion of the Markman Hearing”). At least three other *patent* cases have also been assigned the same trial date in the same courtroom before the same judge (Exs. 1021-1023), meaning that the provisional date is unlikely to hold. The district has a median 28.3 months to jury trial in civil cases, which would result in a jury trial in approximately June 2024, approximately concurrent with the Board’s likely Final Written Decision in this matter. (Ex. 1020, p. 037). *See Interim Procedure for Discretionary Denials in AIA Postgrant Proceedings with Parallel District Court Litigation*, USPTO, June 21, 2022, p. 8.²

This factor thus weighs in favor of institution.

Fintiv Factor 3 (“*investment in the parallel proceeding by the court and the parties*”): In the parallel proceeding, discovery began only recently (Ex. 1009, p. 2), the parties have begun, but not completed, Markman proceedings, and the parties have not yet filed motions for summary judgment. (Ex. 1019). This factor thus favors institution.

Fintiv Factor 3 (“*investment in the parallel proceeding by the court and the parties*”): In the parallel proceeding, it appears that the parties have begun, but not

² https://www.uspto.gov/sites/default/files/documents/interim_proc_discretionary_denials_aia_parallel_district_court_litigation_memo_20220621_.pdf

completed, Markman proceedings, and have not yet filed motions for summary judgment or engaged in expert discovery. (Ex. 1019). This factor thus favors institution.

Fintiv Factor 4 (“*overlap between issues raised in the petition and in the parallel proceeding*”): Defendants in the West-Texas litigation have asserted a wide variety of prior art in preliminary invalidity contentions, including Yamashita, Nishi and Kenney. However, it is likely that these references would need to be narrowed before trial, and it is thus too early to determine the extent of overlap of any trial. This factor is thus neutral.

Fintiv Factor 5 (“*whether the petitioner and the defendant in the parallel proceeding are the same party*”):

While the Dell RPIs are parties to the litigation, the Sony RPIs are not. Moreover, Greenthread made no allegations against Sony Products until April 29, 2022, several months after filing its action. (Ex. 1015)(Ex. 1016, ¶¶18, 60, 76-81, 102, 110, 118, 126). The Sony RPIs sell accused products to entities other than entities accused in the West-Texas Litigation (*e.g.*, Ex. 1028), and thus have an independent interest in the proceeding. This factor thus weighs in favor of institution.

Fintiv Factor 6 (“*other circumstances that impact the Board’s exercise of discretion, including the merits.*”): The merits of the petition are compelling, and

the Board should institute on this basis alone. *See Interim Procedure for Discretionary Denials*, p. 8.

V. CONCLUSION

Petitioner thus respectfully requests that claims 1-36 of the '481 patent be canceled.

Date: <u>December 17, 2022</u>	<u>/Matthew A. Smith/ (RN 49,003)</u> Matthew A. Smith SMITH BALUCH LLP 700 Pennsylvania Ave. SE, 2nd Floor Washington, DC 20003 (202) 669-6207 smith@smithbaluch.com <i>Counsel for Petitioner</i>
--------------------------------	--

CERTIFICATE OF SERVICE

The undersigned hereby certifies that the foregoing petition for *inter partes* review, together with all exhibits and other documents filed therewith, was served by Express Mail on December 17, 2022, on the Patent Owner's counsel of record at the United States Patent & Trademark Office having the following address:

MUNCK WILSON MANDALA L.L.P
P.O. Drawer 800889
DALLAS, TX
UNITED STATES

Date: December 17, 2022

/Matthew A. Smith/ (RN 49,003)

CERTIFICATE OF WORD COUNT

The undersigned hereby certifies that the foregoing petition for *inter partes* review contains 13,972 words according to the word processing program used to prepare it.

Date: December 17, 2022

/Matthew A. Smith/ (RN 49,003)