

NIKIL DUTT

Distinguished Professor

Departments of Computer Science, Cognitive Sciences, and EECS
University of California, Irvine, CA 92697-3435, USA

Tel: +1 (949) 824-7219

Fax: +1 (949) 824-4056

Email: dutt@uci.edu

URL: <http://www.ics.uci.edu/~dutt>

AREAS OF RESEARCH

Computational self-awareness, computer systems design automation, embedded and cyber-physical systems, computer architecture, compilers, low-power design, resilient distributed systems, healthcare IoT, neuromorphic computing.

EDUCATION

1989: **Ph.D.** in Computer Science, University of Illinois at Urbana-Champaign.

1983: **M.S.** in Computer Science, The Pennsylvania State University, University Park, PA.

1980: **B.E. (Honors) with Distinction** in Mechanical Engineering, Birla Institute of Technology & Science, (BITS) Pilani, India.

ACADEMIC APPOINTMENTS

July 2018 – present: **Distinguished Professor**, Department of Computer Science; **Joint Appointments** in Cognitive Sciences and EECS, U.C. Irvine

November 2016 – December 2021: **Distinguished Visiting Professor**, Department of Computer Science and Engineering, Indian Institute of Technology (IIT) Bombay, India.

July 2013 – June 2018: **Chancellor's Professor**, Department of Computer Science; **Joint Appointments** in Cognitive Sciences and EECS, U.C. Irvine

Nov 2006 – June 2013: **Chancellor's Professor**, Department of CS and Department of EECS, and **Director**, ACES Laboratory, Center for Embedded Computer Systems, U.C. Irvine

January 2003 – October 2006: **Professor**, Department of CS and Department of EECS, and **Director**, ACES Laboratory, Center for Embedded Computer Systems, U.C. Irvine

July 1998 – December 2002: **Professor**, Department of ICS and Department of ECE and **Director**, ACES Laboratory, Center for Embedded Computer Systems, U.C. Irvine.

July 1994 - June 1998: **Associate Professor**, Department of ICS and Department of ECE, U.C. Irvine.

April 1990 - June 1994: **Assistant Professor**, Department of ICS and Department of ECE, U.C. Irvine.

July 1989 - March 1990: **Assistant Professor**, Department of ICS, U.C. Irvine.

Jan. 1989 - June 1989: **Lecturer**, Department of ICS, U.C. Irvine.

1983 - 1988: **Research and Teaching Assistant**, Department of CS, University of Illinois at Urbana-Champaign.

1981 - 1983: **Research and Teaching Assistant**, Department of CS, Pennsylvania State University.

ADMINISTRATIVE APPOINTMENTS

November 2013 – present: **Associate Director**, Center for Cognitive Neuroscience & Engineering (CENCE), U.C. Irvine.

July 2011 – June 2012: **Vice-Chair**, Department of CS, U.C. Irvine.

April 2009 – June 2009: **Acting Chair**, Department of CS, U.C. Irvine.

July 2003 – June 2004 : **Vice-Chair**, Department of CS, U.C. Irvine.

July 1999 - June 2000: **Associate Chair of Graduate Studies**, Department of ICS, U.C. Irvine.

July 1997 - June 1998: **Associate Chair of Graduate Studies**, Department of ICS, U.C. Irvine.

RESEARCH CENTER AFFILIATIONS AT UCI

- Center for Embedded and CyberPhysical Systems (CECS)
- Center for Cognitive Neuroscience & Engineering (CENCE)
- Institute for Future Health (IFH)
- California Institute for Information Technology and Telecommunications (CAL-IT2)
- Center for Pervasive Communications and Computations (CPCC)
- Connected Learning Lab (CLL)

AWARDS AND HONORS

Distinctions

- **Distinguished Professor**, University of California at Irvine, July 2018 – present
- **Chancellor's Professor**, University of California at Irvine, Nov 2006 – Jun 2018
- **ACM Distinguished Scientist**, 2007
- **IEEE Fellow**, 2008
- **ACM Fellow**, 2014
- **Distinguished Visiting Professor**, IIT Bombay, Nov 2016 – present
- **CS@ILLINOIS 2017 Distinguished Educator Award**, University of Illinois at Urbana-Champaign, IL, October 2017.

Keynotes, Distinguished Lectures, Significant Invited Talks

- **Distinguished Lecture**: College of Computing, Yonsei University, Seoul, Korea, November 2022.
- **Keynote Speaker**: 2022 SNU GoGE Workshop on Future Generation Computing Systems, Seoul National University, Seoul, Korea, November 2022.
- **Inaugural Lecture**: IEEE Signal Processing Society (SPS) Autonomous Systems Initiative (ASI) Webinar Series: November, 2022.
- **Keynote Speaker**: HAES/RISCV Event at ESWEEK 2022, Phoenix, AZ, October 2022.

- **Distinguished Lecture:** KIOS Center of Excellence, University of Cyprus, September 2022.
- **Invited Talk:** Indian Institute of Technology, Computer Science and Engineering, Delhi, Aug. 2022.
- **Distinguished Panelist:** IFIP 60th Year Panel on Future of Computing, October 2021.
- **Keynote Lecture:** 11th Eleventh International Green And Sustainable Computing Conference (IGSC 2020), October 2020.
- **Invited Talk:** 20th Anniversary Workshop on Adaptive and Reflexive Middleware (ARM 2020), Dec. 2020.
- **Distinguished Lecture:** ICT Series, Academia Sinica, Taipei, Taiwan, Dec 2019.
- **Keynote Speaker:** The 6th International Embedded Systems Symposium (IESS 2019), Friedrichshafen, Germany, September 2019.
- **Scientific Keynote Speaker:** CPS Summer School 2019 on Designing Cyber-Physical Systems – From concepts to implementation, Sardinia, Italy, September 2019.
- **Keynote Speaker:** The 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems, New Delhi, India, January 2019.
- **Distinguished Lecture:** Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China, December 2018.
- **Distinguished Lecture:** CS Department, Yonsei University, Seoul, Korea, December 2018.
- **Keynote Speaker:** Future Chips Forum 2018, Beijing, China, December 2018.
- **Keynote Speaker:** 31st Symposium on Integrated Circuits and Systems Design, Bento Gonçalves, Brazil, August 2018.
- **Keynote Speaker:** 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2018), Hong Kong SAR, China, July 2018.
- **Keynote Speaker:** University of York Many Core Adaptive Systems Workshop, York, United Kingdom, June 2018.
- **Keynote Speaker:** 28th ACM Great Lakes Symposium on VLSI (GLSVLSI 2018), Chicago, IL, May 2018.
- **Keynote Speaker:** 10th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools (RAPIDO'18), Manchester, United Kingdom, January 2018.
- **Plenary Opening Speaker:** Adaptive Many-Core Workshop, Southampton University, Southampton, United Kingdom, January 2018.
- **Keynote Speaker:** 5th International Workshop on Cross-Layer Resiliency (IWCR 2017), Seoul, Korea, July 2017.
- **Keynote Speaker:** 19th South School of Microelectronics (EMICRO 2017), Rio Grande, Brazil, May 2017.
- **Keynote Speaker:** 2016 IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS-2016), Jeju, Korea, October 2016.
- **Keynote Speaker:** 13th IEEE International Conference of Embedded Software and Systems (ICESS 2016), Chengdu, China, August 2016.
- **Keynote Speaker:** LCTES 2016: ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools and Theory for Embedded Systems (colocated with PLDI 2016), Santa Barbara, CA, June 2016.

- **Keynote Speaker:** The 21st Workshop on Compiler Techniques and System Software for High-Performance and Embedded Computing, Tainan, Taiwan, May 2015.
- **Distinguished Lecture:** CS Department, IIT Chicago, February 2015.
- **Keynote Speaker:** The 4th Brazilian Symposium on Computing Systems Engineering (SBESC 2014), Manaus, Brazil, November 2014.
- **Keynote Speaker:** The 12th IEEE International Conference on Embedded and Ubiquitous Computing (EUC 2014), Milan, Italy, August 2014.
- **Keynote Speaker:** The 18th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI 2013), Sapporo, Japan, October 2013.
- **Eminent Scholar Lecture:** Texas A&M ECE, September 2013.
- **Keynote Speaker:** European Test Symposium 2013 (ETS 2013), Avignon, France, May 2013.
- **Keynote Speaker:** International Symposium on Electronic System Design (ISED 2012) 2012, Kolkatta, India, December 2012.
- **Keynote Speaker:** International Conference on Parallel, Distributed and Grid Computing (PDGC-2012), Wanknaghat, India, December 2012.
- **Keynote Speaker:** 2012 IEEE Workshop on Signal Processing Systems (SiPS 2012), Québec City, Québec, Canada, October 2012.
- **Keynote Speaker:** 23rd IEEE International Symposium on Rapid System Prototyping (RSP 2012), Tampere, Finland, October 2012.
- **Keynote Speaker:** The 18th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), Korea, Aug 2012.
- **Plenary Speaker:** The 2012 HKUST International Workshop on Embedded Systems Design, Hong Kong, May 2012.
- **Plenary Keynote Speaker:** International Symposium on Electronic System Design (ISED) 2011, Kochi, India, December 2011.
- **Plenary Talk:** IEEE Workshop on Embedded Systems Security (WESS 2011), Taipei, Taiwan, Oct. 2011.
- **Plenary Talk:** IEEE International Workshop on Energy and Thermal Management of Embedded Computing (ETMEC 2011), Maui, HI, August 2011.
- **Distinguished Lecture:** ECE, Carnegie Mellon University, April 2011.
- **Keynote Speaker:** TechWeek 2011, ST Microelectronics, New Delhi, India, March 2011
- **Keynote Speaker:** VLSI-SoC-2010, Madrid, Spain, October 2010.
- **Keynote Speaker:** Commemorative Workshop inaugurating IEEE Kansai-section Computer Society Chapter, Kyoto, Japan, January 28, 2008.
- **Keynote Speaker:** ESLD Second Workshop, Bangalore, India, Jan 11-12, 2007.
- **Invited Talk:** Workshop on New Horizons in Compilers, HiPC 2006, Bangalore, India, December 18, 2006.
- **Invited Talk:** COE International Symposium on Advanced Photonic and Electronic Devices for Information and Electric Power Networks, Kyoto University, Kyoto, Japan, October 23-24, 2006.
- **Distinguished Lecture:** College of Engineering, University of Illinois at Chicago, IL, August 2006.
- **Distinguished Speaker Seminar:** ECE Department at the University of Arizona, Tuscon, AZ, April 2006.

- **Distinguished Lecture:** CSE Department at Arizona State University, Tempe, AZ, October 2005.
- **Distinguished Lecture:** 25th Anniversary of the CSE Department at University of South Florida, Tampa, FL, April 2005.
- **Keynote Speaker:** DSD'2004: 30th EUROMICRO Symposium on Digital System Design: Architectures, Methods, Tools, September 2004.
- **IEEE Computer Society Distinguished Visitor Program,** 2003-2005.
- **"ACM SIGDA Distinguished Lecturer,"** 2001 ACM SIGDA Distinguished Lecturer Series in Asia.

Recognition of Influential Papers

- **"The Most Influential Papers of 10 Years of DATE"** System Level Design Track, for the paper: *"EXPRESSION: A Language for Architectural Exploration through Compiler/Simulator Retargetability,"* in DATE-99, published by Springer 2008.
- **"Best Papers from CASES and MICRO"** Recognition for the CASES 2003 paper: *"Reducing Code Size for Heterogeneous-Connectivity-Based VLIW DSPs"* published in Special Issue of IEEE Transactions on Computers, 2005, as tribute to B. Ramakrishna (Bob) Rau.

Best Paper Awards

- **"Best Paper Award,"** The 23rd International Symposium on Quality Electronic Design (ISQED'22), virtual event, April 2022.
- **"Best Paper Award,"** the 10th International Conference on Ambient Systems, Networks and Technologies (ANT 2019), Leuven, Belgium, April 2019.
- **"Best IP Award,"** 2012 Conference on Design, Automation and Test in Europe (DATE 2012), Dresden, Germany, March 2012.
- **"Best Paper Award,"** 2009 International Joint Conference on Neural Networks (IJCNN2009), Atlanta, GA, June 2009.
- **"Best Paper Award,"** Asia and South Pacific Design Automation Conference 2006 (ASP-DAC 2006), Yokohama, Japan, January 2006.
- **"Best Paper Award,"** 2006 IEEE Consumer Communications and Networking Conference (CCNC 2006), Las Vegas, NV, January 2006.
- **"Best Paper Award,"** First IEEE/ACM/IFIP International Conference on Hardware/Software Codesign & System Synthesis (CODES+ISSS 2003), Newport Beach, CA, October 2003.
- **"A. K. Chowdhary Best Paper Award,"** IEEE/ACM Conference on VLSI Design, New Delhi, January 2003.
- **"Best Paper Award,"** IEEE/ACM/IFIP Tenth International Symposium on Computer Hardware Description Languages, Marseille, France, April 1991.
- **"Best Paper Award,"** IEEE/ACM/IFIP Ninth International Symposium on Computer Hardware Description Languages, Washington DC, June 1989.

Best Paper Award Finalists and Nominations

- **“Best Paper Award Finalist,”** 45th International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2020), Virtual, May 2020.
- **“Best Paper Award Finalist,”** 57th Design Automation Conference (DAC-2020), Virtual, July 2020.
- **“Best Student Paper Award Nomination,”** 2018 International Joint Conference on Neural Networks (IJCNN2018), Rio de Janeiro, Brazil, July 2018.
- **“Best Paper Award Nomination,”** 2015 International Symposium on Quality Electronic Design (ISQED 2015), Santa Clara, March 2015.
- **“Best Paper Award Nomination,”** IEEE/ACM/IFIP International Conference on Hardware/Software Codesign & System Synthesis (CODES+ISSS 2011), Taipei, Taiwan, October 2011.
- **“Best Paper Award Candidate,”** 2006 International Conference on VLSI Design, Hyderabad, India, January, 2006.
- **“Best Paper Award Nomination,”** 42nd Design Automation Conference (DAC-2005), Anaheim, CA, June 2005.
- **“Best Paper Award Candidate,”** Third Workshop on Application-Specific Processors (WASP’04), Stockholm, Sweden, September 2004.

Teaching and Research Awards

- **“2019 ICS Dean's Award for Research,”** Donald Bren School of Information and Computer Sciences, University of California at Irvine, May 2019.
- **“2013 ICS Dean's Award for Research,”** Donald Bren School of Information and Computer Sciences, University of California at Irvine, February 2013.
- **“2008 ICS Dean's Award for Graduate Student Mentoring,”** Donald Bren School of Information and Computer Sciences, University of California at Irvine, April 2008.
- **“2001 ICS Teaching Excellence Award,”** Senate Faculty members, Honorable Mention, University of California at Irvine, May 2001.
- **“Faculty Recognition Award for Excellence in Teaching,”** Associated Students of the University of California at Irvine (ASUCI), June 1997.
- **“Excellence in Undergraduate Teaching Award,”** The Division of Undergraduate Studies, The Instructional Resources Center and The Committee on Teaching Quality, University of California at Irvine, 1996-1997.
- **“Outstanding Teaching Assistant Award,”** University of Illinois at Urbana-Champaign, Spring 1986.

Academic Awards for PhD Advisees

- **“2nd Best Poster Award for DAC PhD Forum 2018,”** for Ph.D. advisee Kasra Moazzemi, awarded at DAC 2018 PhD Forum, San Francisco, CA, June 2018.
- **“Best Student Paper Award Nomination,”** for Ph.D. advisee Hira Kashyap (jointly supervised with Jeff Krichmar), recognized at the 2018 International Joint Conference on Neural Networks (IJCNN2018), Rio de Janeiro, Brazil, July 2018.
- **“Yahoo! Best Dissertation Student Award,”** for Ph.D. advisee Abbas BaniyanMofrad, awarded in the Donald Bren School of Information and Computer Sciences (DBSICS), University of California, Irvine, July 2014.

- **“Best System Architecture Award,”** for Ph.D. advisee Minyoung Kim, awarded at RTSS 2007 PhD Forum, Tucson, AZ, Dec. 2007.
- **“Best Overall Idea Award,”** for Ph.D. advisee Minyoung Kim, awarded at RTSS 2007 PhD Forum, Tucson, AZ, Dec. 2007.
- **“2008 ACM SIGBED/SIGSOFT Frank Anger Memorial Award,”** for Ph.D. advisee Gabor Madl, awarded at EMSOFT 2007, Salzburg, October 2007.
- **“Grand Prize: Cell/B.E. Challenge '07: Beyond Gaming!,”** for Ph.D. advisee Jayram Moorkanikara, representing UCI/Dartmouth research team in the IBM Cell Programming Competition (September 2007).
- **“2004 EDAA Outstanding Dissertation Award,”** for Ph.D. advisee Dr. Prabhat Mishra, “Specification-driven Validation of Programmable Embedded Systems,” (June 2004), currently Assistant Professor at the University of Florida.

Professional Service Awards

- **“50th DAC Service Award,”** In Recognition of Four Years of Service on the Design Automation Conference Executive Committee, June 2013.
- **“2009 SIGDA Distinguished Service Award,”** in recognition of contributions as ACM TODAES Editor in Chief and to SIGDA and the EDA profession in general.
- **“ACM Recognition of Service Award,”** In Appreciation of Contributions to the Association for Computing Machinery (ACM) for service as Editor-in-Chief, ACM TODAES, August 1, 2004 - July 31, 2008.
- **“IFIP Silver Core Award,”** For Exceptional Service to IFIP, August 2007.
- **“Special Service Award,”** For Outstanding Service on the ICCAD Executive Committee, 2004-2005.
- **“ACM SIGDA Service Award,”** In Appreciation of Contributions to ACM/SIGDA, June 2005.
- **“ACM Recognition of Service Award,”** In Appreciation of Contributions to the Association for Computing Machinery (ACM) for service as SIGDA Vice Chair, July 1 1999 - June 30, 2001.
- **“ACM Recognition of Service Award,”** In Appreciation of Contributions to the Association for Computing Machinery (ACM) for the SIGDA University Booth, July 1, 1993 - June 30, 1997.

Other Academic Awards

- **“DAC Prolific Author Award,”** DAC 20 Club: Published 20 or more papers at the Design Automation Conference; recognized at the 50th DAC Awards Banquet, June 2013.
- **“NSF Research Initiation Award,”** 1990 -1992.
- **“Assistant Professor Recognition,”** Rockwell International Corporation, August 1989.
- **“IEEE/Air Force Engineering Foundation Research Initiation Grant Offer,”** September 1990 (*declined since I was also awarded an NSF Research Initiation Award*)
- **“ACM SIGDA Honorable Mention Scholarship Award,”** 27th IEEE/ACM Design Automation Conference, Orlando, FL, June 1990.

PATENTS

PT1 US Patent Number 7,383,529: Method and apparatus for designing circuits using high-level synthesis , R. Gupta, S. Gupta, N. Dutt and A. Nicolau, issued June 3, 2008.

PT2 US Patent Number 8,621,444: Systems and Methods for Simulating Instruction Set Architectures, with M. Reshadi, issued December 2013.

PT3 Provisional Patent Disclosure: Pipeline Hazard Detection Mechanism in Retargetable Compilers with Partial Bypassing, with A. Shrivastava, A. Nicolau, and E. Earlie, filed September 2004.

PT4 US Patent Number 7,533,294: Functional Coverage Driven Test Generation for Validation of Pipelined Processors, with P.Mishra, issued May 2009.

PT5 US Patent Number 7,778,815: Efficient Transaction-based Modeling w/ Cycle Count Accurate at Transaction Boundary (CCATB) Models, with S. Pasricha and M. BenRomdhane, issued August 17, 2010.

PT6 US Patent Number 8,166,467: Automatic Identification of Application-Specific Functional Units with Architecturally Visible Storage, with P. Biswas, P. lenne and L. Pozzi, filed December 2006. issued April 24, 2012.

PT7 Provisional Patent Disclosure: Content-Aware Power Optimizations Through Annotations for Multimedia Applications on Mobile Devices, with R. Cornea and A. Nicolau, filed January 2007.

PT8 Provisional Patent Disclosure: Quality-of-Service Composition and Power-Quality Tradeoffs for Streaming Applications on Portable Devices, with R. Cornea and A. Nicolau, filed January 2007.

PT9 Provisional Patent Disclosure: On-Chip Optical Ring Bus (ORB) Communication Architecture for Embedded Systems On Chip, with S. Pasricha, filed December 2007.

PT10 Provisional Patent Disclosure: Arbiter Driven SRAM Leakage Power Reduction in Bus-Based SoCsp, with A. Gupta and F. Kurdahi, filed October 2008.

PT11 US Patent Number 8,395,408: Homogenous Dual-Rail Logic for DPA Attack Resistive Secure Circuit Design, with K. Tanimura, issued March 2013.

PT12 Provisional Patent Disclosure: "ERoC: Embedded RAID-on-Chip," (UCI OTA; #2010-688), with L. Bathen, filed 2010.

PT13 Provisional Patent Disclosure: NERoC: Networked Appliance/Environment Embedded RAIDs-on-Chip, (UCI OTA; #2011-484-1), with L. Bathen, filed 2011.

PT14 Provisional Patent Disclosure: An efficient neuromorphic system for high-dimensional data compression and factor analysis using neural networks and population coding, (UCI OTA), with M. Beyeler and J. Krichmar, filed Jan 2016. US Application No.: 62/287,510. Title "Sparse and efficient neuromorphic population coding".

PT15 Provisional Patent Disclosure: Pain assessment method and apparatus for patients unable to self-report pain, (UCI OTA), with A. Rahmani, K. Zheng, A. Nelson, P. Liljeberg, S. Salanterä, M. Jiang, A. Anzanpour, E. Syrjala, R. Meironkoski, and G. Yang, US Application No.: 62/668,712, filed May 2018.

PUBLIC SOFTWARE RELEASES

- **EXPRESSION ADL Environment**
 - ADL-driven exploration of pipelined embedded processors
 - GUI-driven exploration environment with an integrated simulator
- **eCACTI: enhanced cache power and performance estimation software**
 - CACTI extensions for custom memory cells and leakage power
 - CACTI 4.0 (June 2006) from HP Labs directly incorporates eCACTI extensions
- **SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits**
 - Presynthesis transformations for C-to-RTL synthesis
 - Technology licensed by company
- **DREAM: Distributed Real-time Embedded Analysis Method**
 - Real-time verification and performance estimation of Distributed Real-Time ES
 - Incorporated into Fujitsu Laboratories of America for RT analysis of MPSoCs.
- **ALDERIS: Domain-Specific Meta-modeling of Distributed Real-Time Embedded Systems**
 - Model-driven GUI for component-based design of Distributed RT Embedded Systems
- **CARLsim: a GPU-accelerated SNN Simulator (2009, 2013, 2014, 2015, 2016, 2018)**
- **PHILOSOFTWARE: Virtualization of On-Chip Software-Controlled Memories (2012)**
- **MARS: Middleware for Adaptive and Reflective System Software (2018)**

SIGNIFICANT PROFESSIONAL SERVICE

Board Membership

Oct 2014 – Jun 2018: **Chair**, ACM New Publications Committee.

Jun 2008 – Jun 2018: **Member**, ACM Publications Board.

Jan 2014 – present: **Advisory Board**, ACM Transactions on Embedded Computer Systems (ACM TECS).

Jan 2009 – present: **Advisory Board**, IEEE Embedded Systems Letters (IEEE ESL).

July 2003 – present: **Founding Board of Governors**, ACM SIGBED.

July 2003 – October 2005: **Advisory Board**, ACM SIGBED.

Oct 2003 - present: **Advisory Board**, Center for Embedded Systems for Critical Applications, Virginia Tech.

July 2009 – present: **Advisory Committee**, NSF Trust-HUB Center: www.trust-hub.org

Dec. 1999 – Dec. 2002: **Technical Advisory Board**, Axys Design Automation, Irvine, CA.

July 1993 – June 2009: **Advisory Board**, ACM SIGDA.

Other Professional Offices Held

- US Executive Advisory Council of IIIT-Delhi, India, 2010 -
- Information Director, ACM Special Interest Group on Design Automation (SIGDA), 1998 -2001.

- Vice-Chair, ACM Special Interest Group on Design Automation (SIGDA), 1997 - 2001.
- Vice-Chair, IFIP WG 10.5 on Integrated Electronic Systems Design, 1994 -2007.
- Elected Senior Member of the IEEE, December 1996.
- Elected Member: IFIP WG 10.2 on System Description and Design Tools, 1991 - .
- Kernel Group Member: IFIP Special Interest Group on VHDL (SIG-VHDL), 1994 - .

Editorial Activity

Editor-in-Chief

- **Editor-in-Chief**, *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, July 2004 – June 2008.

Associate/Series Editor

- **Associate Editor**, *ACM Transactions on Embedded Computer Systems (TECS)*, September 2003 – June 2013.
- **Associate Editor**, *IEEE Transactions on VLSI Systems (T-VLSI)*, January 1999 – 2001, January 2007-2015
- **Associate Editor**, *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, November 1998 – July 2004.
- **Series Editor**, *Embedded Systems*, Springer, 2009-.

Guest Editor

- **Guest Editor**, *Proceedings of the IEEE Special Issue on Self-Awareness for Autonomous Systems*, 2020
- **Guest Editor**, *ACM Transactions on Cyber-Physical Systems (ACM-TCPS) Special Issue on Self-Aware Cyber-Physical Systems*, 2020
- **Guest Editor**, *IEEE Design & Test of Computers (D&T) Special Issue on Self-Aware Systems-on-Chip*, 201
- **Guest Editor**, *ACM Transactions on Embedded Computing Systems (ACM-TECS) Special Issue on Cross-Layer Dependable Embedded Systems*, 2014.
- **Guest Editor**, *Springer Design Automation of Electronic Systems (DAES)), Special Issue on Novel Memory Architecture and Organization*, 2014.
- **Guest Editor**, *IEEE Embedded Systems Letters (IEEE-ESL) Special Issue on Novel Memory Architecture and Organization*, 2012.
- **Guest Editor**, *ACM Transactions on Embedded Computing Systems (ACM-TECS) Special Issue on Cyber-Physical Systems*, 2012.
- **Guest Editor**, *IEEE Transactions on VLSI Systems (T-VLSI) Special Issue on System-Level Synthesis*, 1999.

International Research Panels

- Spanish Excellence Review Committee, Madrid, Spain, October 2015, October 2020
- INRIA Evaluation Committee, Paris, France, March 2016.

Strategic Workshops

- Participant: National Science Foundation Workshop on Future Research Directions in CAD for Electronic Systems: “Putting the ‘D’ Back in CAD”, Seattle, WA, May 1996.
- Participant: National Science Foundation Workshop on *New Directions in Compiler Technology*, Annapolis, MD, August 2001.
- Participant: *NSF/SIGDA Embedded Systems Workshop*, Atlanta, GA, Nov. 2001.
- Participant: *NSF CPS Planning Workshop*, Washington DC, July 2006.
- Participant: *NSF CPS Summit*, St. Louis, April 2008.
- Organizer: *Workshop on CPS: Closing the Loop*, held together with ESWEEK 2009, Grenoble, France.
- Participant: National Science Foundation Workshop on *Future Directions in Computer Systems Research*, Arlington, April 2010.
- Participant: CCC Visioning Workshop on Extreme Scale Design Automation (ESDA): Challenges and Opportunities for 2025 and Beyond, Feb. 2014.
- Round Table Organizer: National Science Foundation Workshop on Micro/Nano Circuits and Systems Design, Notre Dame, IN, December 2020.
- Participant: National Science Foundation Workshop on *Sustainability in Computing*, Online, December 2022.

Panels

- Panel Statement: “How ‘High’ is High-Level Synthesis?”, *IEEE Computer Society 1992 Workshop on VLSI*, Clearwater Beach, FL, February 2-5, 1992.
- Panel Moderator: “Physical Design Models at the Behavioral Level,” *Focused Workshop on Linking Behavioral and Physical Models of Hardware*, Irvine, CA, May 30, 1992.
- Panel Statement: “Hardware/Software Co-Design: Are there any new problems?”, *IEEE First Asia Pacific Conference on Hardware Description Languages, Standards and Applications*, Australia, December 1993.
- Panel Organizer & Moderator: “Design Reuse: Fact or Fiction?”, *31st ACM/IEEE Design Automation Conference*, San Diego, CA, June 1994.
- Panel Organizer & Moderator: “Impact of Memory Technology and Architectures on System Synthesis,” *International Symposium on System Synthesis (ISSS-97)*, Antwerp, Belgium, September 1997.
- Panel Organizer & Moderator: “If Software is King for Systems-on-Silicon, What’s New in Compilers?” *ICCD-97: International Conference on Computer Design*, Austin, TX, October 1997.
- Panel Organizer: “IP-Based Design: VIP (Very Important Process) or RIP (Rest in Peace)?” *International Symposium on System Synthesis (ISSS-98)*, Hsinchu, Taiwan, December 1998.
- Panel Organizer: “Driving Agenda for Systems Research,” First IEEE/ACM/IFIP Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2003), Newport Beach, October 2003.
- Panel Statement: “Quo Vadis, BTSoCs (Billion Transistor Systems-on-Chip)?”, *ASPDAC-2008*, Seoul, Korea, January 2008.
- Panel Statement: “ESL Hand-off: Fact or EDA Fiction?”, *45th ACM/IEEE Design Automation Conference*, Anaheim, CA, June 2008.

Summer School Lectures

- ACACES 2008: Fourth International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems, July 13 to July 19, 2008 L'Aquila, Italy. Topic: Bus-based On-Chip Communication Architectures
- Georgia Tech Summer School on Cyber-Physical Systems, Atlanta, GA, June 22-26, 2009. Topic: Integrating End-to-End and Cross-Layer Optimizations for Cyber-Physical Systems.
- ARTIST Summer School Europe, Autrans (near Grenoble), France, September 5-10, 2010. Topic: Integrating End-to-End and Cross-Layer Optimizations for Cyber-Physical Systems.
- ACACES 2016: Twelfth International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems, July 10 to July 16, 2008 Fiuggi, Italy. Topic: Self-Aware, Variation-Aware, Cross-Layer Embedded System Design.
- CPS Summer School 2019: International Summer School on Designing Cyber-Physical Systems – From concepts to implementation, September 17-21, 2019 Sardinia, Italy. Topic: Computational Self-Awareness for Resilient Cyber-Physical Systems.

CONFERENCE ORGANIZATION (Steering, Executive, Advisory, Organizing Committee)

Steering Committees

- **HLSW:** ACM/IEEE International Workshop on High Level Synthesis: **1992, 1994.**
- **VIUF:** VHDL International Users' Forum: **1994.**
- **ASP-DAC:** Asia and South Pacific Design Automation Conference: **1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006.**
- **ISSS:** International Symposium on System Synthesis: **1999.**
- **CODES+ISSS:** International Symposium on Hardware/Software Codesign and System Synthesis: **2012-.**
- **ESWEEK:** Embedded Systems Week: **2013-.**
- **IWCR:** International Workshop on Cross-Layer Resiliency: 2013-.
- **NVMSA:** International Conference on Nonvolatile Memory Systems and Applications: 2014-.
- **MeAOW:** Memory Architectures and Organization Workshop: 2011-2015.
- **SelfPhyS:** Self-Awareness in Cyber-Physical Systems Workshop: 2016-.

Executive Committees

- **DATE:** Design, Automation, and Test in Europe: **2001.**
- **ICCAD:** International Conference on Computer-Aided Design: **2004, 2005.**
- **DAC:** Design Automation Conference: **2010, 2011, 2012, 2013.**

Advisory Committees

- **ISOC:** International SoC Design Conference: **2004, 2006, 2008, 2010, 2012, 2013, 2014, 2015, 2016**

Organizing Committees

- **APCCAS:** IEEE Asia-Pacific Conference on Circuits and Systems: **1992** (Tutorial Organizer)
- **ISSS:** International Symposium on System Synthesis: **1998**.
- **VLSIDesign:** VLSI Design Conference: **2001**.
- **CODES+ISSS:** International Conference on Hardware/Software Codesign and System Synthesis: **2003, 2004, 2005** .
- **ESWeek:** Embedded Systems Week : **2006, 2007, 2008, 2011**
- **MeAOW:** Memory Architecture and Organization Workshop: **2012-2014**
- **ICCAD:** International Workshop on Hardware/Software Techniques for Cross-Layer Resiliency: **2012**
- **NeuComp:** International Workshop on Neuromorphic and Brain-Based Computing Systems, at DATE: **2013, 2015**.
- **IWCR:** International Workshop on Cross-Layer Resilience,: **2013, 2014, 2015, 2016**
- **SBMicro:** 33rd Symposium on Microelectronics Technology and Devices: **2018**

CONFERENCE CHAIR (General, Technical Program, Topic, Panel, etc.)

General Chair

- **APCHDL:** Asia Pacific Conference on Hardware Description Languages, Standards and Applications, **1996**.
- **ESWEEK:** Embedded Systems Week: **2008**:
- **RTCSA:** Embedded and Real-Time Computing Systems and Applications Conference: **2016**

Technical Program Chair

- **VIUF:** VHDL International Users' Forum: **1994**
- **EURO-PAR:** Workshop on Design Automation of Parallel VLSI Circuits, *Vice Program Chair:* **1997**
- **ASPDAC:** Asia-Pacific Design Automation Conference: **2004**
- **RTSS:** IEEE Real Time Systems Symposium, Hardware/Software Codesign Track: **2004**
- **VLSI Design:** International Conference on VLSI Design, *Co-Chair for Embedded Systems:* **2005**
- **CODES+ISSS:** International Conference on Hardware/Software Codesign and System Synthesis: **2007**
- **DAC:** Design Automation Conference: *TPC Co-Chair:* **2010-2011**
- **ACM MoVid:** 7th ACM Workshop on Mobile Video: **2015**

Topic Chair, Track Chair

- **DATE:** Design Automation and Test in Europe: **1998, 2002, 2003, 2006, 2009, 2013, 2015, 2016, 2017**.

- **EURODAC:** European Design Automation Conference: **1995, 1996, 1997.**
- **ED&TC:** European Design and Test Conference: **1996.**
- **ICCAD:** International Conference on Computer-Aided Design: **2001, 2003.**
- **ISLPED:** International Symposium on Low-Power Electronics and Design: **2006.**
- **VLSI-DAT:** International Symposium on VLSI Design, Automation & Test: **2009, 2010.**
- **VLSID:** VLSI Design & Embedded Systems: **2016.**

Panel Chair, Tutorial Chair, Benchmark Chair

- **HLSW:** International Workshop on High Level Synthesis, *Benchmarks Chair:* **1992, 1994.**
- **ISSS:** International Symposium on System Synthesis, *Panel Chair:* **1998**
- **APCHDL:** IFIP Asia Pacific Conference on Chip Description Languages, *Tutorial Chair:* **1999**
- **DATE:** Design Automation and Test in Europe, March, *Tutorial Co-Chair:* **2001**

CONFERENCE AND WORKSHOP TECHNICAL PROGRAM COMMITTEES

- **CHDL:** IFIP International Conference on Hardware Description Languages: **1993, 1995, 1997.**
- **APCHDL:** IEEE Asia Pacific Conference on Hardware Description Languages, Standards and Applications: **1993, 1994, 1998, 1999.**
- **VFE:** VHDL Forum in Europe: **1994, 1995, 1996.**
- **EURODAC:** European Design Automation Conference: **1994.**
- **EDAF:** IFIP 10.2 Working Conference on Electronic Design Frameworks: **1994**
- **ICCAD:** International Conference on Computer-Aided Design: **1994, 1996, 2001.**
- **WLCM:** IFIP/Esprit Workshop on Libraries, Component Modeling: **1995, 1997.**
- **ISSS:** International Symposium on System Synthesis: **1995, 1997, 1998, 1999, 2000, 2001, 2002**
- **ICVC:** International Conference on VLSI and CAD: **1995**
- **DAC:** Design Automation Conference, *Best Paper Award Selection Committee:* **1996.**
- **EUROVHDL:** European VHDL Conference: **1996, 1998, .**
- **DSD:** EUROMICRO Symposium on Digital System Design: **1997, 1999, 2003, 2004, 2005, 2008, 2009, 2010, 2011, 2012, 2013**
- **WDTA:** Workshop on Design, Test and Applications: **1998, 1999**
- **FDL:** Forum on Design Languages: **1998, 1999**
- **SASIMI:** Workshop on Synthesis and Simulation of Mixed Technologies: **1998, 2004, 2006, 2007, 2009, 2012, 2014.**
- **DATE:** Design Automation and Test in Europe: **1999, 2004, 2005, 2006, 2007, 2009, 2010, 2012, 2013, 2014, 2015, 2016, 2017**

- **DSVV:** International Workshop on Distributed System Validation and Verification: **2000**
- **ICDA:** International Conference on Chip Design Automation: **2000**
- **IMS:** Workshop on Intelligent Memory Systems at ASPLOS-IX: **2000**.
- **VLSI-SOC:** IFIP International Conference on Very Large Scale Integration: **2001, 2003**
- **WASP/SASP:** Workshop/Symposium on Application Specific Processors: **2002, 2003, 2004, 2007, 2008**
- **ASPDAC:** Asia-Pacific Design Automation Conference: **2003, 2007, 2008, 2009, 2012, 2013**.
- **LCTES:** Conference on Languages, Compilers and Tools for Embedded Systems: **2003, 2007**
- **MoDES:** Workshop on Model Driven Embedded Systems at RTAS: **2003, 2004**.
- **ISLPED:** International Symposium on Low-Power Electronics and Design: **2003, 2004, 2005, 2006, 2009**.
- **CODES+ISSS:** International Conference on Hardware/Software Codesign and System Synthesis: **2003, 2004, 2005, 2006, 2007, 2008, 2009, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020**
- **COLP:** Workshop on Compilers and Operating Systems for Low Power at PACT: **2003**.
- **CTCES:** Workshop on Compilers and Tools for Constrained Embedded Systems at CASES: **2003, 2004**
- **HiPC:** **2004**
- **SCOPES:** Software and Compilers for Embedded Systems: **2004, 2006, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019**
- **CASES:** Compilers, Architectures and Software for Embedded Systems, **2004, 2005**
- **EUC:** International Conference on Embedded and Ubiquitous Computing: **2004, 2005**
- **ART-C:** Architectures for Real-Time Computing: **2004**.
- **ICESS:** International Conference on Embedded Software and Systems: **2004**.
- **RTAS:** IEEE Real-Time and Embedded Technology and Applications: **2005, 2006, 2007, 2008, 2009**
- **IESS:** International Embedded System Symposium: **2005**.
- **SBCCI:** Symposium on Integrated Circuits and System Design: **2005, 2006, 2007**.
- **RTSS:** IEEE Real Time Systems Symposium: **2005, 2006, 2009**
- **SAMOS:** Embedded Computer Systems: Architectures, Modeling and Synthesis: **2005, 2009**
- **ALPS:** International Workshop on Advanced Low Power Systems: **2006, 2007**.
- **DIPES:** IFIP Conference on Distributed and Parallel Embedded Systems: **2006, 2008, 2010**.
- **ESTIMEDIA:** Workshop /Symposium on Embedded Systems for Real-Time Multimedia: **2006, 2007, 2008, 2009, 2010, 2012, 2013, 2014, 2015, 2016, 2017**
- **ICS Low Power Computing Workshop:** at ICS-**2006**.
- **HiPEAC:** International Conference on High Performance Embedded Architectures & Compilers: **2007**
- **ICFPT:** IEEE International Conference on Field Programmable Technology: **2006**.
- **NSF Workshop on CPS:** **2006**.
- **MTV:** International Workshop on Microprocessor Testing and Verification: **2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015**
- **VLSI Design:** International Conference on VLSI Design: **2008, 2009, 2013, 2015, 2016, 2017**

- **WoWMoM**: International Symposium on a World of Wireless Mobile and Multimedia Networks: **2008, 2009.**
- **EMSOFT**: ACM Conference on Embedded Software: **2008, 2009.**
- **ASC**: APSIPA Annual Summit and Conference: **2009.**
- **FPL**: Conference on Field Programmable Logic : **2009.**
- **IGCC**: IEEE International Green Computing Conference: **2010.**
- **ICCPs**: International Conference on Cyber-Physical Systems at CPSWeek: **2012.**
- **RTCSA**: IEEE International Conference on Embedded and Real-Time Computing Systems and Applications: **2013, 2014, 2015**
- **ACM SAC**: ACM/SIGAPP Symposium On Applied Computing Conference: Embedded Systems Track **2013, 2014, 2015, 2016**
- **INTESA**: Workshop on INTElligent Embedded Systems Architectures and Applications: **2018, 2019**

Reviewer

Research Proposals :

- NSF (1988 -).
- University of California MICRO (1991 -).
- Board of Regents Research Committee, State of Louisiana (1992).
- California Space Institute, University of California, San Diego (1993).
- NSF SBIR Panel (1995 -).
- NSF CISE Program Review Panels (1999-).
- NSF ITR Program Review Panel (2000-).
- Swedish Research Council (2003)
- Hong Kong Research Council (1997-)
- Australian National Research Council (1998-)
- Canadian National Science and Engineering Research Council (NSERC) (2003-)
- Swiss National Science Foundation (2018-)

Journals :

- Proceedings of the IEEE (1987).
- IEEE Trans. Computer Aided Design of Integrated Circuits and Systems (1989 -).
- IEEE Trans. Circuits and Systems (1991 -).
- IEEE Trans. on VLSI Systems (1992 -).
- IEEE Design and Test of Computers (1991 -).
- Integration, The VLSI Journal (1991 -).
- VLSI Design, (1993).
- Brazilian Journal of Electronics, (1995).

- ACM Trans. on Design Automation of Electronic Systems (1995 -).
- Design Automation for Embedded Systems (1996 -).
- ACM Trans. On Code Optimizations (TACO) (2004-).

Premier Conferences and Workshops :

- IEEE/ACM Design Automation Conference (1987 -) .
- IEEE/ACM International Symposium on Computer Architecture (1988 -).
- IEEE International Conference on Computer-Aided Design (1987 -).
- IEEE Custom Integrated Circuits Conference (1987).
- IFIP Applied Formal Methods for Correct VLSI Design (1989).
- IFIP Computer Hardware Description Languages and their Applications (1990 -).
- IEEE/ACM High-Level Synthesis Workshop (1990 -).
- International Computer Symposium (1992).
- International Symposium on VLSI Design (1991 -).
- International Conference on Parallel Processing (ICPP) (1993 -).
- European Conference on Design Automation with EuroVHDL (EURO-DAC) (1992 -).
- European Design Automation Conference (EDAC) (now DATE) (1991-1997).
- Design and Test in Europe Conference (DATE) (1998-).
- Real-Time Systems Symposium (RTSS) (2003-).

Professional Association Memberships

- IEEE (Computer Society, CAS Society, DATC, TC VLSI, TC Computer Architecture).
- ACM-SIGDA. (Special Interest Group on Design Automation)
- ACM-SIGBED (Special Interest Group on Embedded Systems)
- IFIP WG 10.5.
- IFIP WG 10.2 (Embedded Systems)

Ph.D. ADVISEES (Chair)

Pradip Jha	<i>High-Level Library Mapping for RT Components</i> , October 1995.
Roger Ang	<i>Library Insertion and Reuse of Datapath Components in High-Level Synthesis</i> , June 1996.
Preeti Panda	<i>Memory Optimizations and Exploration for Embedded Systems</i> , January 1998.
Peter Grün	<i>Hardware/Software Memory Customization for Programmable Embedded Systems</i> , Sept. 2001.
Prabhat Mishra	<i>Specification-driven Validation of Programmable Embedded Systems</i> , March 2004. (Winner of 2004 EDAA Outstanding Dissertation Award)
Mahesh Naga Mamidipaka	<i>Power Estimation in High-Performance Memory Structures</i> , October 2004.
Partha Biswas	<i>Acceleration beyond Memory Barriers in IS-extensible Processors</i> , March 2006.
Aviral Shrivastava	<i>Compiler-in-the-Loop Exploration of Programmable Embedded Systems</i> , June 2006
Nick Savoio	<i>Design Transformations for System Level Models</i> , (Rajesh Gupta, coadvisor), Sept 2006.
Sudarshan Banerjee	<i>Application mapping for FPGAs with Partial Dynamic Reconfiguration</i> , March 2007.
Ilya Issenin	<i>Multiprocessor System-on-Chip Data Memory Customization for Embedded Array-Intensive Applications</i> , March 2007.
Sudeep Pasricha	<i>On-Chip Communication Architecture Synthesis for Multi-Processor System-on-Chips</i> , June 2008.
Minyoung Kim	<i>xTune: A Formal Methodology for Cross-layer Tuning of Mobile Real-time Embedded Systems</i> , September 2008.
Kyoungwoo Lee	<i>Cooperative Cross-Layer Protection for Resource Constrained Mobile Multimedia Systems</i> , December 2008.
Gabor Madl	<i>Model-based Analysis of Event-driven Distributed Real-time Embedded Systems</i> , June 2009.
Ashok Halambi	<i>TransMutations: A framework for dynamic customization of retargetable compilers for embedded systems</i> , June 2009.
Aseem Gupta	<i>Temperature Aware VLSI Design for Reduced Power and Reliability Enhancement</i> , June 2009.
Jayram Moorkanikara	<i>Framework for Spiking Neural Network Modeling on High-Performance Architectures</i> , (Jeff Krichmar, coadvisor), September 2010.
Luis Angel Bathen	<i>PHiLOSoftware: A Low Power, High Performance, Reliable, and Secure Virtualization Layer for On-Chip Software-Controlled Memories</i> , July 2012.
Kazuyuki Tanimura	<i>PARADE: Power Analysis Resistive Architecture Design</i> , August 2012.
Abbas Banaiyan Mofrad	<i>Resilient On-Chip Memory Design in the Nano Era</i> , June 2015.
Jun Yong Shin	<i>Temperature-Aware Design for SoCs using Thermal Gradient Analysis</i> , June 2015.
Santanu Sarma	<i>Cyber-Physical-System-On-Chip (CPSoC): An Exemplar Self-Aware SoC and Smart Computing Platform</i> , June 2016
Michael Beyeler	<i>Cortical Neural Network Models of Visual Motion Perception for Decision-Making and Reactive Navigation</i> , (Jeff Krichmar, coadvisor), June 2016.
Hossein Tajik	<i>Runtime Memory Management in Many-core Systems</i> , December 2016.
Junghyu Park	<i>Cooperative CPU-GPU Dynamic Power Management Methodologies for Energy-efficient Mobile Gaming</i> , September 2017.
Majid Namaki Shoushtari	<i>Software Assists to On-chip Memory Hierarchy of Manycore Embedded Systems</i> , April 2018
Tiago Rogerio Muck	<i>Reflective On-Chip Resource Management Policies for Energy-Efficient Heterogeneous Multiprocessors</i> , May 2018
Bryan Donyanavard	<i>Adaptive Resource Management for Mobile Multiprocessors through Computational Self-Awareness</i> , September 2019
Roger Chen-Ying Hsieh	<i>Cooperative Power and Resource Management for Heterogeneous Mobile Architectures</i> , September 2019
Delaram Amiri (co-advised with Marco Levorato)	<i>Energy and Bandwidth Efficient Edge Computing for the Internet of Healthcare Things</i> , May 2020
Kasra Moazzemi	<i>Runtime Resource Management of Emerging Applications in Heterogeneous Architectures</i> , May 2020

Hamid Nejatollahi *Programmable Architecture for Lattice-based Cryptography*, December 2020
Milad Asgari *Holistic Health Monitoring and Personalized Intervention for Well-being Promotion*,
Aug 2022
Emad Kasaeyan Naeini *An End-to-End Platform for Multi-Modal Machine Learning Affective Computing Services*,
Aug 2022
Sina Shahhosseini
Biswadip Maity
Sina Labbaf
Caio Batista
Saehanseul Yi
Kenneth Stewart (co-advised with Emre Neftci and Jeff Krichmar)
Tim Hin Wai Lui (co-advised with Emre Neftci)
Alex Dongjoo Seo
Ping-Xiang Chen
Salar Jafarlou
Mahyar Abbasian
Harrison Espino (co-advised with Jeff Krichmar)
Nitish Nagesh
Hamidreza Alikhani
Zhongqi Yang
Quang Anh Hoang

Ph.D. ADVISEES (Committee Member)

Joseph Lis (1991)
John Roy (1991)
Allen C-H Wu (1992)
Elke Rundensteiner (1992)
James H. Kim (1992)
Hung Huang (1993)
Yulin Chen (1993)
Haigeng Wang (1993)
Champakam Ramachandran (1994)
Sanjiv Narayan (1994)
Frank Vahid (1994)
Loganath Ramachandran (1994)
Tsong-Der Har (1994)
Jie Gong (1995)
Patrick Murphy (1996)
Smita Bakshi (1996)
Steven Wallace (1996)
Bjarne Hald (*External Ph.D. Examiner at TU Denmark, Lyngby*, 1997)
Steven Novack (1997)
Erica Hsiao-Ping Juan (1997)
Min Xu (1997)
Chih-Wen Hseuh (1997)
David Kolson (1998)
Prasert Kanthamanon (*External Ph.D. Examiner for University of New South Wales*, 1998)
Fehmina Merchant (1998)
Jianwen Zhu (1999)
Nong Fan (2000)
Hartej Singh (2000)

Eugene Gendelman (2001)
 Ana Azevedo (2002)
 Sumit Gupta (2003)
 Jong-eun Lee (*External Ph.D. Examiner for Seoul National University, 2004*)
 Radoslaw Szymanek (*"Opponent" for Ph.D. Examination at Lund University, Sweden, 2004*)
 Weiyu Tang (2004)
 Paolo D'Alberto (2005)
 Jinfeng Liu (2005)
 Dan Nicolaescu (2005)
 Efe Yardimci (2006)
 Manish Verma (*External Ph.D. Examiner for University of Dortmund, 2006*)
 Dexin Li (2006)
 Andrew Felch (2006)
 Iosif Lazaridis (2006)
 Andreas Gal (2006)
 Radu Cornea (2007)
 Qubo Hu (*External Ph.D. Examiner for Norwegian University of Science and Technology, 2007*)
 Andre Nacul (2007)
 Vasant Venkatachalam (2007)
 Chulsung Park (2007)
 K. N. Vikram (*External Ph.D. Examiner for Indian Institute of Technology, Madras, India, 2007*)
 Arijit Ghosh (2008)
 Yun Huang (2008)
 T. S. Rajesh Kumar (*External Ph.D. Examiner for Indian Institute of Science, Bangalore, India, 2008*)
 Siddharth Choudhuri (2008)
 Vidhya Balasubramanian (2008)
 Love Singhal (2009)
 Younghwan Park (2009)
 Sahasrabudde Sameer D. (*External Ph.D. Examiner for Indian Institute of Science, Bombay, India, 2009*)
 Lei Wang (2009)
 Mohammad Ghodrat (2009)
 Bo Xing (2009)
 Aryabhatta Sahu (*External Ph.D. Examiner for Indian Institute of Technology, Delhi, India, 2009*)
 Deshmukh Ulhas R. (*External Ph.D. Examiner for Malaviya National Institute of Technology, Jaipur, India, 2009*)
 Stanley Cheng (2009)
 Ganghee Lee (*External Ph.D. Examiner for Seoul National University, Seoul, Korea, 2010*)
 Carmen Badea (2010)
 Avesta Sasan (2010)
 Giovanni Ansaloni (*External Ph.D. Examiner for University of Lugano, Switzerland, 2011*)
 Arun R. (*External Ph.D. Examiner for Indian Institute of Technology, Delhi, India, 2011*)
 Ali Shami (*External Ph.D. Examiner for Royal Institute of Technology (KTH), Stockholm, Sweden, 2012*)
 Aparna Mandke (*External Ph.D. Examiner for Indian Institute of Science, Bangalore, India, 2012*)
 Rosario Cammarota (2013)
 Amr Hussien (2013)
 Janmartin Jahn (*External Ph.D. Examiner for Karlsruhe Institute of Technology, Germany, 2014*)
 Ivan Beretta (*External Ph.D. Examiner for EPFL, Switzerland, 2014*)
 Ting Shou (2015)
 Tom Springer (2015)
 Fausto Aritco (2015)
 Felipe Sampaio (*External Ph.D. Examiner for UFRG, Brazil, 2018*)
 Ujjwal Gupta (*External Ph.D. Committee Member for Arizona State University, 2018*)
 Zhi Chen (2018)

Korosh Vatanparvar (2018)
Jenny Kim (2019)
Qiuxi Zhu (2019)
Sabur Baidya (2019)
Sajjad Taheri (2019)
Mohammad Fouda (2020)
Hirak Kashyap (2020)
Tae Min Park (2020)
Lorenzo Feretti (*External Ph.D. Committee Member for UNISI, 2020*)
Nailah Alhassoun (2021)
Xinyun Zou (2021)
Davide Callegaro (2021)
Praveen Venkateswaran (2021)
Gongjin Sun (2022)
Takashi Nagata (2022)
Ali Tazarv (2022)

Ph.D. CANDIDACY COMMITTEES

Arthur Reyes (ICS Ph.D. Candidacy Exam, 1996)
Simin Shoari (ECE Ph.D. Candidacy Exam, 1997)
Susan Mabry (ICS Ph.D. Candidacy Exam, 1997)
Ashok Halambi (ICS Ph.D. Candidacy Exam, June 1998)
Peter Grün (ICS Ph.D. Candidacy Exam, June 1998)
Alberto Nannarelli (ECE Ph.D. Candidacy Exam, 1998)
Hartej Singh (ECE Ph.D. Candidacy Exam, June 1998)
Jianwen Zhu (ICS Ph.D. Candidacy Exam, June 1998)
M. Srinivas (ICS Ph.D. Candidacy Exam, March 1999)
G. Lu (ECE Ph.D. Candidacy Exam, July 1999)
Andreas Gerstlauer (ICS Ph.D. Candidacy Exam, July 1999)
Dinesh Ramanathan (ICS Ph.D. Candidacy Exam, August 1999)
Shuqing Zhao (ICS Ph.D. Candidacy Exam, July 1999)
Ana Azevedo (ICS Ph.D. Candidacy Exam, September 1999)
Nick Savoii (ICS Ph.D. Candidacy Exam, September 1999)
Weiyu Tang (ICS Ph.D. Candidacy Exam, August 2000)
Sumit Gupta (ICS Ph.D. Candidacy Exam, August 2000)
Prabhat Mishra (ICS Ph.D. Candidacy Exam, March 2001)
Mahesh Mamidipaka (ICS Ph.D. Candidacy Exam, June 2001)
Dongwan Shin (ICS Ph.D. Candidacy Exam, Sept. 2001)
John Xie (ICS Ph.D. Candidacy Exam, Sept. 2001)
Pei Zhang (ICS Ph.D. Candidacy Exam, Sept. 2001)
Lukai Cai (ICS Ph.D. Candidacy Exam, Sept. 2001)
Samar Abdi (ICS Ph.D. Candidacy Exam, 9/02)
Partha Biswas (ICS Ph.D. Candidacy Exam, 9/02)
Aviral Shrivastava (ICS Ph.D. Candidacy Exam, 9/02)
Ilya Issenin (ICS Ph.D. Candidacy Exam, 9/02)
Jinfeng Liu (EECS Ph.D. Candidacy Exam, 3/03)
Dexin Li (EECS Ph.D. Candidacy Exam, 5/03)

Radu Cornea (ICS Ph.D. Candidacy Exam, 9/03)
 Shivajit Mohapatra (ICS Ph.D. Candidacy Exam, Sept. 2003)
 John Augustine (ICS Ph.D. Candidacy Exam, Sept. 2003)
 Vasant Venkatachalam (ICS Ph.D. Candidacy Exam, Sept. 2003)
 Efe Yardimci (ICS Ph.D. Candidacy Exam, 11/03)
 Andreas Gal (ICS Ph.D. Candidacy Exam, Dec. 2003)
 Yun Huang (ICS Ph.D. Candidacy Exam, March 2004)
 Sudeep Pasricha (ICS Ph.D. Candidacy Exam, March 2004)
 Iosif Lazaridis (ICS Ph.D. Candidacy Exam, March 2004)
 Andre Nacul (ICS Ph.D. Candidacy Exam, May 2004)
 Sudarshan Banerjee (ICS Ph.D. Candidacy Exam, August 2004)
 Donghua Deng (EECS Ph.D. Candidacy Exam, Sept. 2004)
 Lei Wang (ICS Ph.D. Candidacy Exam, Sept. 2004)
 Arijit Ghosh (ICS Ph.D. Candidacy Exam, Sept. 2004)
 Paolo D'Alberto (ICS Ph.D. Candidacy Exam, Oct. 2004)
 Keun Sik No (EECS Candidacy Exam, Dec. 2004)
 Ji Young Park (Civil Engineering Candidacy Exam, Dec. 2004)
 Ying Zhang (EECS Candidacy Exam, Jan 2005)
 Mohammad Ghodrat (ICS Ph.D. Candidacy Exam, March 2005)
 Ann Gordon Ross (UCR/CS Ph.D. Qualifying/Candidacy Exam, March 2005)
 Greg Stitt (UCR/CS Ph.D. Qualifying/Candidacy Exam, March 2005)
 Minyoung Kim (ICS Ph.D. Candidacy Exam, March 2005)
 Kyoungwoo Lee (ICS Ph.D. Candidacy Exam, March 2005)
 Dan Nicolaescu (ICS Ph.D. Candidacy Exam, April 2005)
 Amir Safarian (EECS Qualifying Exam, Sept. 2005)
 Aseem Gupta (EECS Qualifying Exam, Sept. 2005)
 Chulsung Park (EECS Qualifying Exam, Dec. 2005)
 Jun Ho Ban (EECS Qualifying Exam, Dec. 2005)
 Bo Xing (ICS Ph.D. Candidacy Exam, April 2005)
 Radha Guha (EECS Qualifying Exam, Jan. 2006)
 Amin Shameli (EECS Qualifying Exam, March 2006)
 Andrew Felch (ICS Ph.D. Candidacy Exam, June 2006)
 Love Singhal (ICS Ph.D. Candidacy Exam, June 2006)
 Gabor Madl (ICS Ph.D. Candidacy Exam, September 2006)
 Jayram Moorkanikara (CS Ph.D. Candidacy Exam, November 2006)
 Carmen Badea (CS Ph.D. Candidacy Exam, December 2006)
 Stanley Chih-Yang Chen (EECS Qualifying Exam, October 2007)
 Inchul Yang (CEE Qualifying Exam, December 2007)
 Arup Chakraborty (CS Ph.D. Candidacy Exam, August 2008)
 Luis Angel Bathen (CS Ph.D. Candidacy Exam, September 2008)
 Patti Lee (CS Ph.D. Candidacy Exam, October 2008)
 Gregor Wagner (CS Ph.D. Candidacy Exam, June 2009)
 Avesta Sasan (EECS Qualifying Exam, July 2009)
 M. Karthikeyan (CS Ph.D. Candidacy Exam, August 2009)
 Amr Hussein (EECS Qualifying Exam, September 2009)
 Kazuyuki Tanimura (CS Ph.D. Candidacy Exam, September 2009)
 Rosario Cammarota (CS Ph.D. Candidacy Exam, September 2009)
 Patricia Lee (CS Ph.D. Candidacy Exam, September 2009)
 Tran Le Nguyen (EECS Qualifying Exam, October 2009)
 Hessam Kooti (CS Ph.D. Candidacy Exam, December 2009)
 Taesu Kim (CS Candidacy Exam, March 2010)
 Il-Joon Kim (EECS Qualifying Exam, May 2010)

Muhammad Abdelghaffar (EECS Qualifying Exam, August 2010)
 Dali Zhao (CS Candidacy Exam, September 2010)
 Marco Cesarano (CS Candidacy Exam, December 2010)
 Jun Yong Shin (EECS Qualifying Exam, March 2011)
 Nam Duong (CS Candidacy Exam, March 2011)
 Mike Avery (Cognitive Sciences Candidacy Exam, June 2011)
 Sen Zhou (EECS Qualifying Exam, July 2011)
 Nga Dang (CS Candidacy Exam, August 2011)
 Sangwon Chae (EECS Qualifying Exam, September 2011)
 Derrik Asher (Cognitive Sciences Candidacy Exam, October 2011)
 Liang Pan (EECS Qualifying Exam, December 2011)
 Fausto Artico (CS Candidacy Exam, March 2012)
 Peyman Nazari (EECS Qualifying Exam, March 2012)
 Tom Springer (CS Candidacy Exam, May 2012)
 Volkan Gunes (CS Candidacy Exam, June 2012)
 Abbas BanaiyanMofrad (CS Ph.D. Candidacy Exam, July 2012)
 Ting-Shuo Chou (CS Candidacy Exam, October 2012)
 Jenny Kim (EECS Qualifying Exam, March 2013)
 Hossein Tajik (CS Candidacy Exam, September 2013)
 Santanu Sarma (CS Candidacy Exam, September 2013)
 Majid Namaki Shoushtari (CS Candidacy Exam, March 2014)
 Gene Zhijing Qin (CS Topic Exam, April 2014)
 Michael Beyeler (CS Candidacy Exam, August 2014)
 Jurngyu Park (CS Candidacy Exam, September 2014)
 Ting Shou (CS Candidacy Exam, April 2015)
 Emily Lauren Rounds (Cog Sci Candidacy Exam, April 2015)
 Tiago Muck (CS Candidacy Exam, June 2015)
 Bryan Donyanavard (CS Candidacy Exam, June 2015)
 Zana Ghaderi (CS Candidacy Exam, July 2015)
 Zhi Chen (CS Candidacy Exam, July 2015)
 Chenying Hsieh (CS Candidacy Exam, April 2015)
 Shang Ma (EECS Qualifying Exam, September 2015)
 Korosh Vatanparvar (EECS Qualifying Exam, September 2015)
 Sabur Baidya (CS Candidacy Exam, May 2016)
 Qiuxi Zhu (CS Candidacy Exam, June 2016)
 Kasra Moazzemi (EECS Qualifying Exam, August 2016)
 Hirak Kashyap (CS Candidacy Exam, March 2017)
 Neftali Watkinson (CS Candidacy Exam, June 2017)
 Qing Han (CS Candidacy Exam, June 2017)
 Sajjad Taheri (CS Candidacy Exam, December 2017)
 Ujjwal Gupta (ASU ECE PhD Comprehensive Exam, December 2017)
 Delaram Amiri (EECS Qualifying Exam, March 2018)
 Hamid Nejatollahi (EECS Qualifying Exam, March 2018)
 Taemin Park (CS Candidacy Exam, May 2018)
 Mohammad Fouda (EECS Qualifying Exam, May 2018)
 Aniket Shivam (CS Candidacy Exam, May 2018)
 Huan Wang (EECS Qualifying Exam, June 2018)
 Davide Callegaro (CS Candidacy Exam, September 2018)
 Xinyun Zhou (CS Candidacy Exam, September 2018)
 Gongjin Sun (CS Candidacy Exam, February 2019)
 Stanislas Listopad (CS Candidacy Exam, May 2019)
 Travis Bartley (EECS Qualifying Exam, June 2019)

Praveen Venkateswaran (CS Candidacy Exam, June 2019)
 Qing Han (CS PhD Topic Exam, July 2019)
 Takashi Nagata (CS Candidacy Exam, June 2020)
 Milad Asgari (EECS Qualifying Exam, June 2020)
 Sina Shahhosseini (EECS Qualifying Exam, July 2020)
 Biswadip Maity (CS Candidacy Exam, September 2020)
 Sina Labbaf (CS Candidacy Exam, September 2020)
 Yongxiao Zhou (EECS Qualifying Exam, December 2020)
 Ali Rostami (CS Candidacy Exam, December 2020)
 Kenneth Stewart (CS Candidacy Exam, May 2021)
 Caio Batista de Melo (CS Candidacy Exam, May 2021)
 Emad Kasaeyan Naeini (EECS Qualifying Exam, June 2021)
 Saehanseul Yi (CS Candidacy Exam, July 2021)
 Rui Cao (EECS Qualifying Exam, September 2021)
 Zahra Sharifiheris (Nursing Candidacy Exam, December 2021)
 Gongjin Sun (CS Candidacy Exam, January 2022)
 Mihnea Chirila (CS Candidacy Exam, February 2022)
 Tung-Chun Chang (CS Candidacy Exam, February 2022)
 Amir Zargari (EECS Qualifying Exam, March 2022)
 Arnav Malawade (EECS Qualifying Exam, March 2022)
 Jeffrey Chen (CS Candidacy Exam, April 2022)
 Khuong An Vo (CS Candidacy Exam, April 2022)
 Leonardo Passig Horstmann (UFSC Brazil Qualifying Exam, August 2022)
 Seyed Amir Hossein Aqajari (EECS Qualifying Exam, August 2022)

Faculty Mentorship Program Advisees

Roger P. Ang, 1993-1994
 Rafael Lopez 2003-2004.

M.S. Advisees

Indraneel Ghosh, *High-Level Modeling of Standard Parts in VHDL*, ECE M.S. Thesis, June 1992.
 Asheesh Khare, *SIMPRESS: A Simulator Generator Environment for Systems-on-Chip Exploration*, ICS M.S. Thesis, September 1999.
 Shannon Tauro, April 2003.
 Daniel Massaguer, EECS M.S. Thesis, Winter 2005.
 Codrut Stancu, CS M.S., July 2012
 Sonny Lin, CS M.S., June 2014
 Hee Jeong Han, CS M.S., June 2019
 Emad Kasaeyan, EECS M.S., June 2020
 Neil Thanawala, *Hardware Acceleration of Polynomial Multiplication using Pipelined FFT*, June 2021
 Jay (Leming) Chen, Summer 2022
 Tianyi Hu, Summer 2022

M.S. Advisees (as a Committee Member)

Rajesh Gupta (1990)

Champaka Ramachandran (1990)
 Erik Jessen (1991)
 Sharon Yu (1992)
 David Lee (1992)
 Jian Li (1993)
 Reynold Leong (1993)
 Nirav Dagli (1994)
 Lata Ganesan (1995)
 Alberto Nannarelli (1995)
 Mat Loikkanen (1995)
 Joao Lacerda (1996)
 Poonam Agrawal (1996)
 Zhuzhen Kang (1997)
 Hartej Singh (1997)
 Wenwei Pan (1997)
 Ming-Hau Lee (1997)
 Hung-Kang Liu (1997)
 Farzad Etemadi (1997)
 Yang Zhang (1997)
 Joseph J. Balardeta (1998)
 Mark Pontius (1998)
 Ruiwei Wang (1998)
 Tsen-Yi Lin (2001)
 Devyani Sharma (2006)
 Jae Young Lee (2008)
 Satyajit Das (2011)
 Yiping Wan (2012)
 Phu Nguyen (2015)
 Zhijie Zhang (2020)
 Jose' Luis Conradi Hoffman (UFSC Brazil, 2020)
 Marzieh Ashrafiamiri (Summer 2021)
 Seyed Amir Hossein Aqajari (December 2021)
 Floranne Ellington (June 2022)

Faculty Visitors Hosted

Sri Parameswaran, University of Queensland, Australia, December 1993 - May 1994.
 Hiroshi Nakamura, Tsukuba University, Japan, March 1996 - January 1997.
 Hee Seok Kim, Chong Ju University, Korea, August 1996 - August 1997.
 Anupam Basu, Indian Institute of Technology, Kharagpur, India, March 1998 - August 1999.
 Jong Kwon Chang, Ulsan University, Korea, January 2000 - January 2001.
 Frederic Rousseau, University of Grenoble, France, May 2000 - September 2000.
 Kitae Hwang, Hansung University, Korea, September 2000 - August 2001.
 Kiyong Choi, Seoul National University, December 2001 – December 2002.
 Wonyong Sung, Seoul National University, January 2004-December 2004.
 Per Gunnar Kjeldsberg, Norwegian University of Science and Technology, October 2005-June 2006.
 Yun-Seok Nam, Korea Polytechnic University, January 2006-December 2006.
 Yoshinori Takeuchi, Osaka University, September 2006-April 2007
 Oh-Young Kwon, Korea University of Technology and Education, Jan-Dec 2007
 Hoon Chang, Korea Sep 07-Sep 08
 Namyun Kim, Hansung University, Jan 08-Feb 08

Nikil Dutt's CV

Dec 23, 2022

25

Ing-Jer Huang, National Sun-Yat Sen University, August 2008 – June 2009.
 Kiyong Choi, Seoul National University, February 2009 – June 2009.
 Sung-Soo Lim, Kookmin University, December 2009 – June 2011
 Yunheung Paek, Seoul National University, December 2009 – January 2011
 Gu-Min Jeong, Kookmin University, July 2011 – June 2012
 Hoyoung Hwang, Hansung University, January 2013-January 2014
 Yukio Mitsuyama, Kochi University of Technology, Japan, August 2013-Feb 2014
 Alfonso Avila, Monterrey Tec, Mexico, August 2013-July 2014
 Sung-Soo Lim, Kookmin University, September 2014-September 2015
 MyungKeun Yoon, Kookmin University, August 2015-December 2017
 Antonio Frohlich, Federal University Santa Catarina, July 2016- June 2017
 Hiroyuki Tomiyama, Ristumeikan Unviersity, Sep 2016-Jan 2017
 Bruno Zatt, Federal University of Pelotas, Brazil, May 2017- May 2018
 Kenshu Seto, Tokyo City University, Japan, March 2018-September 2018
 Jong-Chan Kim, Kookmin University, March 2020 - February 2021
 Yongsoo Joo, Kookmin University, December 2020 - December 2021
 Junho Kim, Kookmin University, Jan 2022 - December 2022

Post-Doctoral Scholars Supervised

Dan Brahme, December 1991 - 1993.
 Robert Carden, June 1991 - 1993.
 Seong Yong Ohm (jointly with F. Kurdahi), September 1993 - September 1995.
 Marie-Lise Flottes (jointly with D. Gajski), July 1994 - July 1995.
 Hiroyuki Tomiyama, March 1999 - March 2001.
 Sumit Gupta, July 2003 – March 2004.
 Hyun-Ok Oh, September 2003 – March 2005.
 Prabhat Mishra, April 2004-July 2004.
 Yongjin Ahn, October 2008-Sep 2011
 Yuko Hara-Azumi, July 2010 – December 2010 & Sep 2011 – Mar 2012.
 Amir Rahmani (*Marie Curie Fellow*), July 2016-June 2019
 Sanaz Rahimi-Moosavi, March 2020-June 2022

Doctoral Student Visitors Supervised

Jongeun Lee, Seoul National University, January 2002 – May 2003.
 Sunghyun Lee, Seoul National University, September 2003 – September 2004.
 Jaewon Seo, Korean Advanced Institute of Science and Technology (KAIST), April 2004-April 2005.
 Kisun You, Seoul National University, December 2004 – December 2005.
 Sanghyun Park, Seoul National University, June-September 2005.
 Ameet Patil, University of York, January-April 2006.
 Doosan Cho, Seoul National University, December – February 2007 and July – September 2007.
 Chun Hung Lai, NSYSU Taiwan, August 2008 – August 2009.
 Fu-Ching Yang, NSYSU Taiwan, August 2008 – August 2009.
 Liang-Bi Chen, NSYSU Taiwan, August 2008 – August 2009.
 Manhwee Jo, Seoul National University, Feb 2009 – July 2009.
 Ganghee Lee, Seoul National University, Feb 2009 – July 2009.
 Giovanni Ansaloni, University of Lugano, Sep 2009 – March 2010.
 Jongwon Lee, Seoul National University, Jan 2010 – Dec 2010.
 Yongin Kwon, Seoul National University, Aug 2010 – Dec 2010.
 Dongyun Shin, Kookmin University, Apr 2010 – Jul 2010.

Daeyoung Hong, Kookmin University, Apr 2010 – Jul 2010.
 Juan Gonzalez, Monterrey Tec, January 2011 – December 2011.
 Yi Wang, HK Polytechnic University of Science and Technology, March 2011 – Aug 2011.
 Gustavo Girao, Federal University of Rio Grande do Sul, Brazil, Jan 2012 – Dec 2012.
 Trent Chen-Kang Lo, National Tsing Hua University, Taiwan, March 2012 – December 2012.
 Chang-Woo Park, Kookmin University, Korea, March 2012 – June 2012.
 Dong Byeong Kang, Kookmin University, Korea, March 2012 – May 2012
 Janmartin Jahn, Karlsruhe Institute of Technology, Germany, July 2012 – Oct 2012
 Amir Monazzah, Sharif University, Iran, Sep 2016-Sep 2017
 Andre' del Mestre, PURCS, Brazil, Jan 2017 – Sep 2017
 Lei Yang, Chongqing University, China, Nov 2017 – Nov 2018
 Iman Azimi, University of Turku, Finland, Sep 2017 – Dec 2017
 Arman Anzangpour, University of Turku, Finland, Oct 2018 – Jan 2019
 Lucretia Williams, UCI Summer Bridge Program for new PhD students, July - September 2019

Masters Student Visitors Supervised

Florian Maurer, Technical University of Munich, Germany, May 2018 – October 2018.
 Luis Freire, Monterrey Technological Institute, Monterrey, Mexico, September 2018 - December 2018
 Alex Dongju Seo, Kookmin University, Korea, June 2019- Feb 2020
 Seongsil Heo, Kookmin University, Korea, Jan 2020 - June 2020
 Namhyun Kim, Kookmin University, Korea, 2020-2021
 Yeohwan Yoon, Kookmin University, Korea, Dec 2021-May 2022
 YongHwan Kim, Kookmin University, Korea, Mar 2022-Aug 2022
 Myunghak Lee, Kookmin University, Korea, Mar 2022-Aug 2022
 Hyejin Lee, Kookmin University, Korea, Mar 2022-Aug 2022

Industrial Visitors Hosted

Taisei Yoshino, Hitachi Corporation, September 1999 - September 2000.
 Yohei Akita, Hitachi Corporation, July 2003 – July 2004.
 Qiang Zhu, Fujitsu Laboratories Inc., August 2005-August 2006.
 Isao Watanabe, Hitachi Corporation, September 2006 - September 2007.
 Shinichi Shibahara, Renesas Technology Corporation Sep 07-Aug08
 Takashi Takenaka, NEC Corporation, Apr 09-Mar 10
 Taehun Kim, Samsung, March 2015 – Dec 2015
 Janne Takalo-Mattila, VTT, Finland, May 2018 - June 2018
 Byeong-Jin Kwak, Ministry of Science & ICT, Korea, August 2019 -July 2020
 Dukyoung Yun, Samsung, Sep 2021 –Aug 2022

Undergraduate Honor and Research Advisees

David Bainbridge, 1989 - 1990 (ICS Honors Program)
 Pat Stephens, 1991 - 1992 (Campus Honors Program)
 David DiGrigorio, 1995 - 1998 (ICS & Campus Honors Program)
 Steve Ganem, 1997 - 1998 (Campus Honors Program)
 Torrey Searle, 1999 - (ICS Honors Program)
 Rex Chin-Ju Chen, 2002-2003 (ICS Honors Program)
 Robert On, 2002-2003 (ICS Honors Program)
 Luis Angel Bathen 2005 (NSF REU Program)
 Michael Shimasaki (HSSOE Undergraduate Research Fellow, 2005-2006)

Nicholas Pham (Undergraduate Research Advisee)
 Michael Wei (Undergraduate Research Advisee, 2008-2009)
 Timothy Chan (Undergraduate Research Advisee, 2012-2013)
 Phil Yuhao Ma (Undergraduate Research Advisee, LearnUCI Project, 2013-2014)
 Kevin Jonaitis (Undergraduate Research Advisee, LearnUCI Project, 2013-2014)
 Kyle Boos (Undergraduate Research Advisee, LearnUCI Project, 2013-2014)
 Richard Dong Ju Lee (Undergraduate Research Advisee, LearnUCI Project, 2013-2014)
 Adam Keppler (Undergraduate Research Advisee, 2016)
 Ruoyi Nie (UCI SURF-IoT program, Summer 2017)
 Ajan Subramanian (UCI SURF-IoT program, Summer 2017)
 Chris Reina (VaTech IoTSity REU program, Summer 2017)
 Nicolas Casilli (Northeastern Univ IoTSity REU program, Summer 2018)
 Bin Ru (Sophie) He (Cornell University) IoTSity REU program, Summer 2019)
 Anthony Park (UCI SURF-IoT program, Summer 2019)
 Tingjue Yin (UCI SURF-IoT program, Summer 2019)
 Nour Hamade (UCI SURF-IoT program, Summer 2019)
 Jay Leming Chen (Undergraduate Research Advisee, 2020)
 Darin Kuo (Undergraduate Research Advisee, 2020)
 Caleb Siu-Yat Chan (Undergraduate Research Advisee, 2020)
 Neal Khodaskar (Undergraduate Research Advisee, 2020)
 Sahil Katrekar (Undergraduate Research Advisee, 2020)
 Ajan Subramanian (Undergraduate Research Advisee, 2017-2020)
 Aviv Benchorin (UCI SURF-IoT program, Summer 2020)
 John Le (UCI SURF-IoT program, Summer 2020, CS 199 Fall 2020-)
 Jonathan Sugijoto (UCI SURF-IoT program, Summer 2020, CS 199 Fall 2020-)
 Iva Do Khauv (ICS Honors Program, Fall 2020-)

International Undergraduate Research Advisees

Hoyeonjiki Kim (UCI-Kookmin I_SURF program, Summer 2015)
 Kisang Cho (UCI-Kookmin I_SURF program, Summer 2015)
 Jihyun Park (UCI-Kookmin I_SURF program, Summer 2015, Summer 2016)
 Ary Guedes Lins (Brazil Science-without-Borders Scholar, Summer 2016)
 Hyungjun Lee (UCI-Kookmin I_SURF program, Summer 2016)
 Jae-Yeol Lee (UCI-Kookmin I_SURF program, Summer 2016)
 Dong Joo Seo (UCI-Kookmin I_SURF program, Summer 2016)
 Chang-Hyun Lee (UCI-Kookmin I_SURF program, Summer 2016)
 Kyungjun Cha (UCI-Kookmin I_SURF program, Summer 2017)
 Daehyun Park (UCI-Kookmin I_SURF program, Summer 2017)
 Kihoon Han (UCI-Kookmin I_SURF program, Summer 2017)
 Sehee Jeong (UCI-Kookmin I_SURF program, Summer 2017)
 Kyu Han Lee (UCI-Kookmin I_SURF program, Summer 2017)
 Daewhan Kim (UCI-Kookmin I_SURF program, Summer 2017)
 Inyeop Song (UCI-Kookmin I_SURF program, Summer 2017)
 Keunpil Kim (UCI-Kookmin I_SURF program, Summer 2017)
 Kihyeon Park (UCI-Kookmin I_SURF program, Summer 2017)
 Ji Young An (UCI-Kookmin I_SURF program, Summer 2018)
 Sujin Kang (UCI-Kookmin I_SURF program, Summer 2018)
 Sunwoo Kwon (UCI-Kookmin I_SURF program, Summer 2018)
 Gwangjin Wi (UCI-Kookmin I_SURF program, Summer 2018)
 Jinbae Park (UCI-Kookmin I_SURF program, Summer 2018)
 Hyeoggeun Eom (UCI-Kookmin I_SURF program, Summer 2018)
 Yejin Jin (UCI-Kookmin I_SURF program, Summer 2018)

Hyeongwoo Kim (UCI-Kookmin I_SURF program, Summer 2018)
 Chan Cheong (UCI-Kookmin I_SURF program, Summer 2018)
 Jinwoo Hwang (UCI-Kookmin I_SURF program, Summer 2018)
 Seong Young Kang (UCI-Kookmin I_SURF program, Summer 2018)
 Junghyun Park (UCI-Kookmin I_SURF program, Summer 2018)
 Yongtae Kim (UCI-Kookmin I_SURF program, Summer 2019)
 Kihoon Park (UCI-Kookmin I_SURF program, Summer 2019)
 Byunghoon Park (UCI-Kookmin I_SURF program, Summer 2019)
 Joonkyo Seo (UCI-Kookmin I_SURF program, Summer 2019)
 Hyengjoo Goo (UCI-Kookmin I_SURF program, Summer 2019)
 Seoyeong Hong (UCI-Chosun I_SURF program, Summer 2019)
 Wongi Baek (UCI-Chung-Ang I_SURF program, Summer 2019)
 Joonhee Jeong (UCI-Chungnam I_SURF program, Summer 2019)
 Youngwoo Cho (UCI-Chungnam I_SURF program, Summer 2019)
 Jeonghwa Jeong (UCI-Dankook I_SURF program, Summer 2019)
 Jiwon Park (UCI-Hallym I_SURF program, Summer 2019)
 Ye Sel Lee (UCI-Seoul Women's I_SURF program, Summer 2019)
 Hyunji Oh (UCI-Sungkyunkwan I_SURF program, Summer 2019)
 Byeongkeon Lee (UCI-Sungkyunkwan I_SURF program, Summer 2019)
 Omkar Joglekar (UCI-TelAviv ISURF program, Summer 2019)
 Inkyung Kim (UCI-Kookmin I_SURF program, Winter 2020)
 Doyeon Kim (UCI-Kookmin I_SURF program, Winter 2020)
 Yunju Nam (UCI-Kookmin I_SURF program, Winter 2020)
 Hyunju Kim (UCI-Kookmin I_SURF program, Winter 2020)
 Yonggeon Kim (UCI-Kookmin I_SURF program, Winter 2020)
 Hunjune Choo (UCI-Kookmin I_SURF program, Summer 2021)
 Shinyoung Kim (UCI-Kookmin I_SURF program, Summer 2021)
 Donghwan Lee (UCI-Kookmin I_SURF program, Summer 2021)
 Eunseong Nam (UCI-Kookmin I_SURF program, Summer 2021)
 JiHong Park (UCI-Kookmin I_SURF program, Summer 2021)
 Taejung Heo (UCI-Kookmin I_SURF program, Summer 2021)
 Seokhyeon Lee (UCI-Kookmin I_SURF program, Summer 2021)
 Wonjin Woo (UCI-Kookmin I_SURF program, Summer 2021)
 Youngsuk Lee (UCI-Kookmin I_SURF program, Summer 2021)
 Jinwoo Heo (UCI-Kookmin I_SURF program, Summer 2021)
 Seungmi Shin (UCI-Kookmin I_SURF program, Summer 2021)
 Yeonsun Baek (UCI-Kookmin I_SURF program, Winter 2022)
 Yunjeong Kim (UCI-Kookmin I_SURF program, Winter 2022)
 Hyunae Cho (UCI-Kookmin I_SURF program, Winter 2022)
 Hyunsung Shin (UCI-Kookmin I_SURF program, Winter 2022)
 YunJae Park (UCI-Kookmin I_SURF program, Winter 2022)
 Hyungbin Seo (UCI-Kookmin I_SURF program, Winter 2022)
 Sungsik Kim (UCI-Kookmin I_SURF program, Winter 2022)
 Joowan Lim (UCI-Kookmin I_SURF program, Winter 2022)
 Byeonggyu Park (UCI-Kookmin I_SURF program, Winter 2022)
 Yeieun Hwang (UCI-Kookmin I_SURF program, Winter 2022)
 Hyosuk Lee (UCI-Kookmin I_SURF program, Winter 2022)
 Beomseok Lee (UCI-Kookmin I_SURF program, Winter 2022)
 Jungmin Ha (UCI-Kookmin I_SURF program, Winter 2022)
 Sanggeon Yun (UCI-Kookmin I_SURF program, Winter 2022)
 Woohyuk Jang (UCI-Kookmin I_SURF program, Winter 2022)
 Minsong Kim (UCI-Kookmin I_SURF program, Winter 2022)

Jeongyeop Kim (UCI-Kookmin I_SURF program, Summer 2022)
Seunggha Kim (UCI-Kookmin I_SURF program, Summer 2022)
Younggyun Lee (UCI-Kookmin I_SURF program, Summer 2022)
Jaeo Cho (UCI-Kookmin I_SURF program, Summer 2022)
Soobin Heo (UCI-Kookmin I_SURF program, Summer 2022)
Geesung Oh (UCI-Kookmin I_SURF program, Summer 2022)

Pregraduate Mentorship Program Advisees

Melinda Hardy, 1990 - 1991.

UC LEADS Mentorship Program Advisees

Rafael Lopez, Summer 2001.
Korey Sewell, Summer 2003.

UC Competitive Edge Summer Bridge Program Advisees

Lucretia Williams, Summer 2019 (7/1/2019-9/4/2019)

RESEARCH FUNDING

<u>Title</u>	<u>Dates</u>	<u>Agency/Program</u>	<u>Amount</u>
<i>Unrestricted Research Gift</i>	8/22	GREPP USA, Inc.	\$35,000
<i>Unrestricted Research Gift</i>	2/22	GREPP USA, Inc.	\$40,000
<i>Robust AI Technology for Mission Critical Systems</i>	9/21-8/22	Kookmin University, Korea	\$92,288
<i>SCC-CIVIC-FA Track B: CaReDeX: Enabling Disaster Resilience in Aging Communities via a Secure Data Exchange</i> (co-PI w/ Nalini Venkatasubramanian (Lead PI), Sharad Mehrotra, Julie Rousseau, Lisa Gibbs)	9/21-8/22	NSF CISE - CNS	\$999,997
<i>Heterogeneous Architecture, Memory and Storage Exploration for Self-driving Workloads</i>	10/21-9/22	Samsung	\$140,000
<i>Unrestricted Research Gift</i>	8/21	Raz Motor Group, Inc.	\$75,000
<i>Power Management for Scalable Computing Platforms (Gift)</i>	6/21	Facebook, Inc.	\$80,000
<i>Physics-Informed Neural Networks (Gift)</i> (co-PI with Emre Neftci)	5/21	Accenture, Inc., .	\$100,000
<i>Harnessing the Power of Positive Connections to Reduce Loneliness in College Students</i> (co-PI w/ Jessica Borelli (PI) and Amir Rahmani)	5/21-4/22	Susan Samueli Integrative Health Institute	\$25,000
<i>Unrestricted Research Gift</i>	1/21	Raz Motor Group, Inc.	\$65,000
<i>SCC-CIVIC-PG Track A:CaReDeX: Enabling Disaster Resilience in Aging Communities via a Secure Data Exchange</i> (co-PI w/ Nalini Venkatasubramanian (Lead PI), Sharad Mehrotra, Julie Rousseau, Lisa Gibbs)	11/20-6/21	NSF CISE - CNS	\$49,999
<i>FW-HTF-P: D-CCC: Digital Health and the Future of Community-Centered Care</i> (co-PI w/ Amir Rahmani & Adey Nyamathi)	10/20-9/21	NSF CISE - CNS	\$149,932
<i>EAGER: SARE: Detecting Zero-Day Side-channel Attacks in Sensor Rich Cyber-Physical Systems</i> (co-PI with Fadi Kurdahi)	10/20-9/22	NSF ECCS	\$300,000
<i>Cloud-based High-throughput Acquisition and Analytics of Zebrafish Electrocardiogram for Cardiac Studies and Drug Development</i> (co-I; PI: Hung Cao)	9/20-8/22	NIH SBIR Phase II Subcontract from Sensoriis, Inc.	\$499,394
<i>International Research Collaboration for AI-based IoT Healthcare Technology</i>	7/19-12/20	MTIE, Korea	\$145,000
Nikil Dutt's CV	Dec 23, 2022		31

<i>Institute for Future Health</i> (co-PI with Ramesh Jain)	6/19-6/21	UCI/ICS Endeavor Grants	\$150,000
<i>UNITE: Smart, Connected, and Coordinated Maternal Care for Underserved Communities</i> (Lead PI; co-PIs: Yuqing Guo and Marco Levorato)	10/18-9/22	NSF Smart & Connected Communities	\$2,099,382
<i>Conquering MPSoC Complexity with Principles of a Self-Aware Information Processing Factory</i> (Lead PI; co-PI: Fadi Kurdahi)	10/17-9/23	NSF CISE	\$1,008,000
<i>Unrestricted Research Gift</i>	12/17	Qualcomm Inc.	\$100,000
<i>Internet of Cognitive Things for Personalized Healthcare</i> (Lead PI; co-PI: Marco Levorato)	4/17-3/20	NSF CISE	\$300,000
<i>Unrestricted Research Gift</i>	8/16	Qualcomm Inc.	\$140,000
<i>“SAGE-CPSoC”: Self-Aware CPSoCs with Hierarchical Goal Management</i>	9/16-8/18	EU Marie-Curie Foundation	\$34,000
<i>Unrestricted Research Gift</i>	9/15	Qualcomm Inc.	\$60,000
<i>Scalable Event-driven Neuromorphic Learning Machines for Human-Centric Computing</i> (co-PI with Emre Neftci and Jeff Krichmar)	9/15-8/18	Intel Inc.	\$1 Million, UCI portion: \$475,000
<i>Mobile GPU Characterization, Synergistic Memory Optimizations and Energy-Efficient DVFS Policies for Graphics-Intensive Mobile Applications</i>	1/15-1/16	Samsung	\$100,000
<i>Automated Parameter Tuning of Large-Scale Spiking Neural Networks</i> (co-PI with Jeff Krichmar)	9/13-8/16	NSF CISE	\$965,300, UCI portion: \$513,698
<i>Contract</i>	8/12	KITECH	\$21,504
<i>Machine learning-based approach to optimize execution of GPGPU programs affected by memory access irregularities</i>	7/12-12/15	UC MEXUS-CONACYT	\$25,000
<i>Ultimately Reliable and Safe (Zero-Recall) Software Technology Development</i>	1/12-12/15	MKE, Korea	\$270,000
<i>Temperature sensitive timing analysis (gift)</i> (co-PI with Fadi Kurdahi)	4/11	Semiconductor Research Corp.	\$30,000
<i>Dependability Techniques for Instrumented Cyber-Physical Spaces</i> (co-PI with Nalini Venkatasubramanian and Sharad Mehrotra)	8/10-7/13	NSF CISE	\$551,497
Nikil Dutt’s CV	Dec 23, 2022		

Variability Expedition: Variability-Aware Software for Efficient Computing with Nanoscale Devices
9/10-8/15 NSF CISE **\$10 Million, UCI portion: \$1,020,798**
(Lead PI; co-PI with Alex Nicolau)

Workshop on Cyber-Physical Systems: Closing the Loop

	9/09-8/11	NSF ECCS	\$30,000
<i>Unrestricted Research Gift</i>	5/09	NEC Labs Inc.	\$60,000
<i>Unrestricted Research Gift</i>	1/09	Fujitsu Labs of America	\$10,000
<i>Design space exploration of memory-intensive embedded systems</i>			
	6/08-12/10	UC MEXUS-CONACYT	\$25,000
<i>Equipment Donation</i>	5/08	NVIDIA Corp.	\$6,460
<i>Unrestricted Research Gift</i>	11/07	Fujitsu Labs of America	\$16,700
<i>Unrestricted Research Gift</i>	9/07	Renesas Technology Corp.	\$60,000
<i>Temperature-aware SoC Optimization Framework</i>			
	7/07-6/10	Semiconductor Research Corp.	\$180,000
(co-PI with Fadi Kurdahi)			

Cross-Layer Error Exploitation for Next Generation SoCs

	7/07-6/11	NSF CCF	\$500,000
(co-PI with Fadi Kurdahi and Ahmed Eltawil)			

Collaborative Research: Consortium for Embedded Systems

	1/07-12/07	NSF IIP	\$10,000
<i>Unrestricted Research Gift</i>	3/07	The Nuekom Institute	\$32,000
<i>Power estimation of a SoC design at System-Level</i>			
	4/06-3/07	Fujitsu Labs Inc.	\$25,000
<i>Unrestricted Research Gift</i>	12/06	The Nuekom Institute	\$46,000
<i>Unrestricted Research Gift</i>	9/06	The Nuekom Institute	\$36,000

Modeling and Exploiting Cross-Layer Timing in Distributed Embedded Systems

	7/06-6/07	NSF EHS/CNS	\$125,000
(co-PI with Nalini Venkatasubramanian)			

<i>Unrestricted Research Gift</i>	8/05	Fujitsu Ltd.	\$50,000
<i>SOC Power Optimization Framework</i>			
	7/05-6/08	Semiconductor Research Corp.	\$245,384
<i>SOC Power Optimization Framework</i>	7/05-6/08	CAL-IT2 matching for SRC award	\$38,400

Nikil Dutt's CV

Dec 23, 2022

33

<i>ADL-Driven, Compiler-in-the-Loop Early Microarchitectural Exploration</i> (co-PI with Alex Nicolau)	7/05-6/06	California MICRO/Intel	\$64,938
REU Supplement	6/05-9/05	NSF	\$6,000
<i>ADL-Driven, Compiler-in-the-Loop Early Microarchitectural Exploration</i> (co-PI with Alex Nicolau)	7/04-6/05	California MICRO/Intel	\$59,450
<i>Equipment Donation</i>	4/03-3/04	Xilinx, Inc.	\$18,638
<i>Compiler-in-the-loop ADL-Driven Early Architectural Exploration</i>	9/03-8/06	Semiconductor Research Corp.	\$318,746
<i>Bus-based SOC Architectural Exploration</i>	7/03-6/04	California MICRO/Conexant	\$41,458
<i>ADL-Driven, Compiler-in-the-Loop Early Microarchitectural Exploration</i> (co-PI with Alex Nicolau)	7/03-6/04	California MICRO/Intel	\$78,333
<i>Unrestricted Research Gift</i>	8/02-10/04	Hitachi Ltd.	\$50,000
<i>An Application Development Environment for Complex Heterogeneous Distributed Real-Time Embedded Computing Platforms</i> (co-PI with Alex Nicolau, Rajesh Gupta, Sandeep Shukla, Doug Schmidt)	10/02-9/05	NSF NGS Program	\$460,000
<i>ITR: Virtual Power for the Wireless Campus</i> (co-PI with Michael Franz, Chandra Krintz, Rich Wolinsky, Pai Chou and Tony Givargis)	9/02-8/05	NSF Medium ITR	\$2,000,798
<i>Platform-Oriented CAD for Power and Performance Optimization</i>	7/02-6/05	NSF DA Program	\$96,060
<i>ADL-Based Exploration of Reconfigurable CoProcessors</i>	8/02-10/04	Hitachi Ltd.	\$100,000
<i>Coordinated Coarse-grain and Fine-grain Optimizations for High-Level Synthesis</i> (co-PI with Gupta, Nicolau)	7/02-6/03	California MICRO/Intel	\$82,500
<i>Background Study and Planning Activity for the National Experimental Platform for Hybrid and Embedded Systems Technology (NEPHEST)</i>	1/02-7/03	DARPA/Lockheed Martin	\$90,641
<i>SRC Master's Fellowship</i>	9/01-8/03	Semiconductor Research Corp.	\$42,964
<i>Feasibility Study for Research in Architecture Description Languages</i>			

	7/01-6/02	Hitachi Ltd.	\$20,000
<i>Coordinated Coarse-grain and Fine-grain Optimizations for High-Level Synthesis</i>	7/01-6/02	California MICRO	\$75,000
(co-PI with Gupta, Nicolau)			
<i>Unrestricted Research Gift</i>	7/00-6/01	Motorola Corp.	\$500,000
(co-PI with Nicolau)			
<i>Coordinated Coarse-grain and Fine-grain Optimizations for High-Level Synthesis</i>	7/00-6/01	California MICRO	\$78,438
(co-PI with Gupta, Nicolau)			
<i>A Parallelizing Compiler Framework for Integrated System Design</i>	7/00-6/03	Semiconductor Research Corp.	\$450,000
(co-PI with Gupta, Nicolau)			
<i>Unrestricted Research Gift</i>	9/99-8/00	Hitachi Ltd.	\$40,000
<i>Compiler-Controlled Continuous Power-Performance Management (COPPER)</i>	6/00-5/02	DARPA ITO	\$800,790
(co-PI with Nicolau, Veidenbaum, Gupta)			
REU Supplement	1/99-6/99	NSF	\$10,000
NSF Grant	7/97-6/00	NSF	\$389,424
(co-PI with Alex Nicolau)			
Micro	7/97-6/98	California MICRO	\$179,954
(co-PI with Fadi Kurdahi)			
Micro	7/96-6/97	California MICRO	\$179,758
(co-PI with Fadi Kurdahi)			
Research Donation	1/95-12/95	Xilinx Corporation	\$7,925
SRC Grant	7/95-6/96	Semiconductor Research Corp.	\$56,700
Micro	7/95-6/96	California MICRO	\$31,430
(co-PI with Fadi Kurdahi)			
Research Instrumentation	4/95-3/97	NSF	\$71,411
(lead PI)			
SRC Grant	7/94-6/95	Semiconductor Research Corp.	\$62,527
Micro	7/94-6/95	California MICRO	\$27,000
Micro	7/94-6/95	California MICRO	\$40,500
(co-PI with Fadi Kurdahi)			
Research Donation	9/93-8/94	Xilinx Corporation	\$11,495
Micro	7/93-6/94	California MICRO	\$133,420
(co-PI with Fadi Kurdahi)			
SRC Grant	7/93-6/94	Semiconductor Research Corp.	\$62,527
Faculty Research Grant	6/93-6/94	UCI Committee on Research	\$10,000
Minority Student Supplement	12/92-6/93	NSF	\$5,000
SRC Grant	10/92-6/93	Semiconductor Research Corp.	\$48,797
Equipment Donation	3/92	Zycad Corporation	\$50,000
SRC Grant	10/91-9/92	Semiconductor Research Corp.	\$65,246
Micro	10/91-9/92	California MICRO	\$39,344
(co-PI with Dan Gajski)			

Nikil Dutt's CV

Dec 23, 2022

35

SRC Equipment Grant	12/91	Semiconductor Research Corp.	\$28,000
Research Initiation	7/90-6/92	NSF	\$60,000
REU Supplement	7/90-6/92	NSF	\$10,000
SRC Grant	7/90-6/91	Semiconductor Research Corp.	\$59,750
Micro	7/90-6/91	California MICRO	\$114,000
(co-PI with Dan Gajski)			
UCI Research Grant	6/90-6/91	UCI Committee on Research	\$5,000
Faculty Research Grant	4/90-6/90	ICS/UCI	\$3,000
Asst. Prof. Recognition	8/89	Rockwell International	\$18,500
Library and Travel Grants	87-92	ACM SIGDA	\$7,100

PUBLICATIONS

BOOKS

- B1 “High Level Synthesis: Introduction to Chip and System Design,” with D. Gajski, A. Wu and S. Lin, Kluwer Academic Publishers, Norwell, MA, 1992.
Second Printing, Kluwer Academic Publishers, 1993.
- B2 “Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration,” with P.R. Panda and A. Nicolau, Kluwer Academic Publishers, Norwell, MA, 1998.
- B3 “Memory Architecture Exploration for Programmable Embedded Systems,” with P. Grun and A. Nicolau, Kluwer Academic Publishers, Norwell, MA, 2003, ISBN: 1402073240.
- B4 “SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits,” with S. Gupta, R. Gupta and A. Nicolau, Kluwer Academic Publishers, Norwell, MA, 2004.
- B5 “Functional Validation of Programmable Embedded Architectures: A Top-Down Approach,” with P. Mishra, Springer-Verlag, 2005.
- B6 “On-chip Communication Architectures: Current Practice, Research and Future Trends,” with S. Pasricha, Morgan Kaufman/Elsevier Systems-on-Silicon Series, 2008.
- B7 “Processor Description Languages: Applications and Methodologies,” with P. Mishra, Morgan Kaufman/Elsevier Systems-on-Silicon Series, 2008.
- B8 “Dependable Embedded Systems,” with J. Henkel, Springer Nature, 2021.

BOOK CHAPTERS

- BC1 N.D. Dutt and D.D. Gajski, “EXEL: A Language for Interactive Behavioral Synthesis,” *Computer Hardware Description Languages and Their Applications*, J.A. Darringer and F.J. Rammig, Editors, North-Holland 1990 (reprint of paper C3).
- BC2 N.D. Dutt, J. Cho and T. Hadley, “A User Interface for Behavioral VHDL Modeling,” *Computer Hardware Description Languages and Their Applications*, D. Borriane and R. Waxman, Editors, North-Holland 1992 (reprint of paper C7).
- BC3 A. Capitanio, A. Nicolau and N.D. Dutt, “A Hypergraph-Based Model for Port Allocation on VLIW Architectures,” *Massive Parallelism: Hardware, Software and Applications*, M. Mango Furnari, Editor, World Scientific Press 1994, pp. 215-230.
- BC4 P. Conradi and N.D. Dutt, “A Compound Information Model for High-Level Synthesis,” *Electronic Design Automation Frameworks*, F. Rammig and F. Wagner, Editors, Chapman 1995, pp. 189-198.
- BC5 S. Novack, A. Nicolau and N.D. Dutt, “A Unified Code Generation Approach using Mutation Scheduling,” *Code Generation for Embedded Processors*, G. Goossens and P. Marwedel, Editors, Kluwer Academic Publishers 1995, pp. 203-218.

Nikil Dutt’s CV

Dec 23, 2022

37

- BC6 C. Ramachandran, P.K. Jha, F. Kurdahi and N.D. Dutt, "Towards Better Accounting of Physical Design Effects in High Level Synthesis," A. Mignotte and G. Saucier, Editors, Chapman and Hall 1995, pp. 252-258.
- BC7 P. Panda, H. Nakamura, N.D. Dutt and A. Nicolau, "Improving Cache Performance through Tiling and Data Alignment," in *Solving Irregularly Structured Problems in Parallel*, G. Bilardi, A. Ferreira and J. Rolim, Editors, Springer-Verlag series Lecture Notes in Computer Science (LNCS) 1253, 1997, pp. 167-185.
- BC8 D. Kolson, A. Nicolau and N.D. Dutt, "Copy Elimination for Parallelizing Compilers," in *Languages and Compilers for Parallel Computing*, S. Chatterjee, J.F. Prins, L. Carter, J. Ferrante, Z. Li, D. Sehr, P.-C. Yew, Editors, Springer-Verlag series Lecture Notes in Computer Science (LNCS) Volume 1656, 1999, pp. 275-289.
- BC9 A Halambi, N.D. Dutt and A. Nicolau, "Customizing Software Toolkits for Embedded System-On-Chip," in *Architecture and Design of Distributed Embedded Systems*, Bernd Kleinjohann, Editor, Kluwer Academic Publishers, 2001, pp. 87-97.
- BC10 P. Grun , N. D. Dutt , A. Nicolau, "Aggressive Memory-Aware Compilation," in *Intelligent Memory Systems*, F.T. Chong, C. Kozyrakis, M. Oskin, Editors, Lecture Notes in Computer Science Publisher: Springer-Verlag Heidelberg ISSN: 0302-9743, Volume 2107 / 2001, pp. 147-151.
- BC11 P. Mishra and N.D. Dutt, "Modeling and Verification of Pipelined Embedded Processors in the Presence of Hazards and Exceptions," in *Design and Analysis of Distributed Embedded Systems*, Bernd Kleinjohann et al., Editors, Kluwer Academic Publishers, 2002, pp. 81-90.
- BC12 Preeti Ranjan Panda, Nikil D. Dutt, "Memory Architectures for Embedded Systems-on-Chip," in *High Performance Computing*, S. Sahni, V.K. Prasanna, U. Shukla, Editors, Lecture Notes in Computer Science (LNCS) Vol. 2552, Springer-Verlag, 2002, pp. 647-662.
- BC13 M. Kandemir and N.D. Dutt, "Memory Systems and Compiler Support for MPSOC Architectures," in *Multiprocessor Systems-on-Chip*, edited by A. Jerraya and W. Wolf, Morgan Kaufmann Publishers, 2004, pp. 251-281..
- BC14 A. Gordon-Ross, C. Zhang, F. Vahid and N.D. Dutt, "Tuning Caches to Applications for Low-Energy Embedded Systems" in *Ultra Low-Power Electronics and Design*, Enrico Macii, Editor, Kluwer Academic Publishers, 2004, pp. 103-122.
- BC15 S. Mohapatra, N. Venkatasubramanian, N.D. Dutt, C. Pereira, and R. Gupta, "Energy-Aware Adaptations for End-to-end Video Streaming to Mobile Handheld Devices," in *Ultra Low-Power Electronics and Design*, Enrico Macii, Editor, Kluwer Academic Publishers, 2004, pp. 255-273.
- BC16 L. Cheng, S. Bossi, S. Mohapatra, M. El Zarki, N. Venkatasubramanian, and N.D. Dutt, "Quality Adapted Backlight Scaling (QABS) for Video Streaming to Mobile Handheld Devices," in *Networking – ICN 2005: 4th International Conference on Networking*, Editors: Pascal Lorenzo and Petre Dini, Lecture Notes in Computer Science Publisher: Springer-Verlag Heidelberg ISSN: 0302-9743, Volume 3420/2005, pp. 662- 671.
- BC17 P. Mishra and N.D. Dutt, "Processor Modeling and Design Tools," in *EDA Handbook*, Luciano Lavagno, Grant Martin and Lou Scheffer, Editors, CRC Press 2005.
- Updated version: A. Chattopadhyay, N. Dutt, R. Leupers and P. Mishra, "Processor Modeling and Design Tools," in *Electronic Design Automation for Integrated Circuits Handbook Second Edition*, Luciano Lavagno, Grant Martin and Lou Scheffer, Editors, CRC Press 2017.

- BC18 P. Mishra and N. Dutt, "Architecture Description Languages for Programmable Embedded Systems," in *System On Chip: Next Generation Electronics*, Bashir M. Al-Hashimi, Editor, IEE Press, 2006, pp. 187-220.
- BC19 P. Mishra and N.D. Dutt, "Architecture Description Languages," in *Customizable and Configurable Embedded Processors*, Paolo Ienne and Rainer Leupers, Editors, Morgan Kaufman, 2006.
- BC20 G. Madl and N. Dutt, "Domain-specific Modeling of Power Aware Distributed Real-time Embedded Systems", SAMOS VI: Embedded Computer Systems: Architectures, Modeling, and Simulation, LNCS Volume 4017/2006, Pages 59-68.
- BC21 J. Lee, K. Choi and N. Dutt, "Synthesis of Instructions Sets for High-Performance and Energy-Efficiency," in *Embedded Processor Design - A Low Power Perspective*, Sri Parameswaran and Joerg Henkel, Editors, Springer Academic Publishers, 2006.
- BC22 A. Shrivastava and N.D. Dutt, "Compiler Aided Design of Embedded Computers," in *The Compiler Design Handbook: Optimizations and Machine Code Generation, 2nd edition*, Y.N. Srikant and P. Shankar, Editors, CRC Press 2007.
- BC23 I. Issenin and N.D. Dutt, "Data Reuse Driven Memory and Network-on-Chip Co-Synthesis", in *Embedded System Design: Topics, Techniques and Trends*, A. Rettberg, M. C. Zanella, R. Dömer, A. Gerstlauer and F. J. Rammig, Editors, Springer Academic Publishers, 2007, Pages 299-312.
- BC24 N. D. Dutt, "Modeling of Software-Hardware Complexes, in *Embedded System Design: Topics, Techniques and Trends*, A. Rettberg, M. C. Zanella, R. Dömer, A. Gerstlauer and F. J. Rammig, Editors, Springer Academic Publishers, 2007, Pages 423-425.
- BC25 M. Kim, M. Stehr, C. Talcott, N. Dutt and N. Venkatasubramanian, "Combining Formal Verification with Observed System Execution Behavior to Tune System Parameters," in *FORMATS'07: The 5th International Conference on Formal Modelling and Analysis of Timed Systems*, Editors: J. Raskin and P.S. Thiagarajan, Lecture Notes in Computer Science Publisher: Springer-Verlag Heidelberg ISSN: 0302-9743 (Print) 1611-3349 (Online), Volume 4763/2007, pp. 257-273, 2007.
- BC26 J. Zhu and N. Dutt, "Electronic System-Level Design and High-Level Synthesis," in *Electronic Design Automation: Synthesis, Verification and Test*, Editors: L.-T. Wang, Y-W Chang, and K-T Cheng, Morgan Kaufman/Elsevier Systems-on-Silicon Series, 2009.
- BC27 S. Pasricha and N. Dutt, "On-Chip Optical Ring Bus Communication Architecture for Heterogeneous MPSOC," in *Integrated Optical Interconnect Architectures and Applications in Embedded Systems*, Editors: G. Nicolaescu and I. O'Conner, Springer Academic Publishers, Series on Embedded Systems, pp. 153-176., 2012.
- BC28 M. Kim, M. Stehr, C. Talcott, N. Dutt and N. Venkatasubramanian, "A formal methodology for compositional cross-layer optimization," in *Formal Modeling: Actors, Open Systems, Biological Systems 2011*, Editors: Gul Agha, Olivier Danvy, Jose Meseguer, Lecture Notes in Computer Science (LNCS) Publisher: Springer-Verlag Heidelberg ISBN: 978-3-642-24932-7, pp. 207-222, 2011.
- BC29 A. Chattopadhyay, N. Dutt, R. Leupers and P. Mishra, "Processor Modeling and Design Tools," in *EDA Handbook*, Luciano Lavagno, Igor Markov, Grant Martin and Lou Scheffer, Editors, CRC Press, 2016.
(Revised version of BC17 with new authors and additional new content.)

- BC30 S. Sarma and N. Dutt, "Architecture and Cross-Layer Design Space Exploration," in Handbook of Hardware/Software Codesign, Editors: Soonhoi Ha, Jürgen Teich, Springer, ISBN: 978-94-017-7358-4 (Print) 978-94-017-7358-4 (Online), 2017.
- BC31 Y. Park, A. Khajeh, J. Shin, F. Kurdahi, A. Eltawil, and N. Dutt, "Microarchitecture-Level SoC Design," in Handbook of Hardware/Software Codesign, Editors: Soonhoi Ha, Jürgen Teich, Springer, ISBN: 978-94-017-7358-4 (Print) 978-94-017-7358-4 (Online), 2017.
- BC32 T. Muck, A. Rahmani, and N. Dutt, "Adaptive-Reflective Middleware for Power and Energy Management in Many-Core Heterogeneous Systems," in Many Core Computing: Hardware and Software, Editors: Bashir Al-Hashimi and Geoff Merrett, IET Press, May 2019, ISBN: 978-1-78561-582-5.
- BC33 D. Amiri, A. Anzanpour, I. Azimi, A. Rahmani, P. Liljeberg, N. Dutt, and M. Levorato, "Optimizing Energy Efficiency of Wearable Sensors Using Fog-assisted Control," in Fog Computing: Theory and Practice, Editors: A. Zomaya A. Abbas S. Khan, Wiley, April 2020, DOI: <https://doi.org/10.1002/9781119551713.ch9>
- BC34 B. Donyanavard, T. Muck, K. Moazzemi, B. Maity, C. Batista de Melo, K. Stewart, S. Yi, A. Rahmani, and N. Dutt, "Reflecting on Self-Aware System-on-Chip," In: Chen JJ. (eds) A Journey of Embedded and Cyber-Physical Systems. Springer, Cham. https://doi.org/10.1007/978-3-030-47487-4_6.
- BC35 C. Hsieh, A. Amiri Sani, and N. Dutt, "Exploiting Heterogeneous Mobile Architectures Through a Unified Runtime Framework," C. Metzler et al. (Eds.) VLSI-SoC 2019, IFIP AICT 586, pp. 323-344, 2020. https://doi.org/10.1007/978-3-030-53273-4_15.
- BC36 B. Donyanavard, A. Rahmani, A. Jantsch, O. Mutlu, and N. Dutt, "Intelligent Management of Mobile Systems through Computational Self-Awareness," in Handbook of Research on Methodologies and Applications of Supercomputing, IGI-Global, 2020. DOI: 10.4018/978-1-7998-7156-9.ch004.
- BC37 A. Hosseini Monazzah, A. Rahmani, A. Miele, and N. Dutt, "Exploiting Memory Resilience for Emerging Technologies: An Energy-aware Resilience Exemplar for STT-RAM Memories," In: Henkel J., Dutt N. (eds) Dependable Embedded Systems. Embedded Systems. Springer, Cham., 2021 https://doi.org/10.1007/978-3-030-52017-5_21
- BC38 A. Kanduri, S. Shahhosseini, E. Naeini, H. Alikhani, P. Liljeberg, N. Dutt, and A. Rahmani, "Edge-centric Optimization of Multi-modal ML-driven eHealth Applications," Book Chapter in 2022

JOURNAL ARTICLES

- J1 D.D. Gajski, N.D. Dutt and B.M. Pangrle, "Silicon Compilation," *Journal of Semicustom ICs*, Vol. 4, No. 2, December 1986, pp. 5-21.
- J2 N.D. Dutt and D.D. Gajski, "Design Synthesis and Silicon Compilation," *IEEE Design and Test of Computers*, December 1990, pp. 8-23.
- J3 N.D. Dutt, "A Language for Designer Controlled Behavioral Synthesis," *INTEGRATION: The VLSI Journal*, No. 16, 1993, pp. 1-31.
- J4 P.K. Jha and N.D. Dutt, "Rapid Estimation for Parameterized Components in High-Level Synthesis," *IEEE Transactions on VLSI Systems*, September 1993, pp. 296-303.
- J5 D.D. Gajski and N.D. Dutt, "Benchmarking and the Art of Synthesis Tool Comparison," *IFIP Transactions A: Computer Science and Technology*, Vol. A-22, 1993 (modified version of paper C10).

- J6 R. Ang and N.D. Dutt, "A Representation for the Binding of RT-Component Functionality to HDL Behavior," *IFIP Transactions A: Computer Science and Technology*, Vol. A-32, 1993 (modified version of paper C15), pp. 263-280.
- J7 N.D. Dutt and P.K. Jha, "Generic RT Component Sets for High-Level Design Applications," *VLSI Design*, Vol. 5, No. 2, 1997, pp. 155-165.
- J8 N.D. Dutt, R. Camposano, D. Agnew, H. Yasuura, A. Domic and M. Wiesel, "Design Reuse: Fact or Fiction?" IEEE Design and Test of Computers, Winter 1994 (ACM-SIGDA/D&T Roundtable Summary), pp. 70-77.
- J9 A. Capitanio, N.D. Dutt and A. Nicolau, "Partitioning of Variables for Multiple-Register-File Architectures via Hypergraph Coloring," *IFIP Transactions: Parallel Architectures and Compilation Techniques*, Vol. A-50, 1994, pp. 319-322.
- J10 P.K. Jha and N.D. Dutt, "High-Level Library Mapping for Arithmetic Components," *IEEE Transactions on VLSI Systems*, Vol. 4, No. 2, June 1996, pp. 1-13.
- J11 A. Capitanio, A. Nicolau and N.D. Dutt, "A Hypergraph-Based Model for Port Allocation on Multiple-Register-File VLIW Architectures," *International Journal of Parallel Programming*, Vol. 23, No. 6, 1995, pp. 499-513.
- J12 P.K. Jha, S. Parameswaran and N.D. Dutt, "Reclocking Controllers for Minimum Execution Time," *IEICE Transactions Special Issue on VLSI Design and CAD Algorithms*, Vol. E78-A, No. 12, December 1995, pp. 1715-1722.
- J13 D.J. Kolson, A. Nicolau, N.D. Dutt and K. Kennedy, "Optimal Register Assignment to Loops for Embedded Code Generation," *ACM Transactions on Design Automation of Electronic Systems*, Vol. 1, No. 2, April 1996.
- J14 D.J. Kolson, A. Nicolau and N.D. Dutt, "Elimination of Redundant Memory Traffic in High-Level Synthesis," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 15, No. 11, November 1996.
- J15 S.Y. Ohm, F.J. Kurdahi and N. Dutt, "A Unified Lower Bound Estimation Technique for High-Level Synthesis," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 16, No. 5, May 1997.
- J16 P.R. Panda, N.D. Dutt and A. Nicolau, "Memory Data Organization for Improved Performance in Embedded Processor Applications," *ACM Transactions on Design Automation of Electronic Systems*, Vol. 2, No. 4, October 1997.
- J17 P.R. Panda, N.D. Dutt and A. Nicolau, "Incorporating DRAM Access Modes into High-Level Synthesis," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 17, No. 2, pp. 96-109, February 1998.
- J18 P.R. Panda and N.D. Dutt, "Low Power Memory Mapping through Reducing Address Bus Activity," *IEEE Transactions on VLSI Systems*, Vol. 7, No. 3, pp. 309-320, September, 1999.
- J19 P.K. Jha and N.D. Dutt, "High-Level Library Mapping for Memories" *ACM Transactions on Design Automation of Electronic Systems*. Vol. 5, No. 3, pp. 566-603, July 2000.

- J20 P.R. Panda, N.D. Dutt and A. Nicolau, "On-Chip vs. Off-Chip Memory: The Data Partitioning Problem in Embedded Processor-based Systems," *ACM Transactions on Design Automation of Electronic Systems*, Vol. 5, No. 3, pp. 682-704, July 2000.
- J21 P.R. Panda, N.D. Dutt and A. Nicolau, "Local Memory Exploration and Optimization in Embedded Systems," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 18, No. 1, pp. 3-12, January 1999.
- J22 P.R. Panda, H. Nakamura, N.D. Dutt and A. Nicolau, "Augmenting Loop Tiling with Data Alignment for Improved Cache Performance," *IEEE Transactions on Computers*, Vol. 48, No. 2, pp. 142-149, February 1999.
- J23 A. Khare, P.R. Panda, N.D. Dutt, and A. Nicolau, "High-Level Synthesis with SDRAMs and RAMBUS DRAMs," *IEICE Transactions Fundamentals Special Section on VLSI Design and CAD Algorithms*, Vol. E82-A, No. 11, November 1999, pp. 2347-2355.
- J24 H. Wang, N.D. Dutt and A. Nicolau, "Exploring Scalable Schedules for IIR Filters with Resource Constraints," *IEEE Transactions on Circuits and Systems, Part II*, Vol. 46, No. 11, pp. 1367-1379, November 1999.
- J25 A. Halambi, A. Khare, N. Savoiu, P. Grun, N. Dutt and A. Nicolau, "VSAT: A Visual Specification and Analysis Tool for System-On-Chip Exploration," *Journal of Systems Architecture, Special Issue on Modern Methods and Tools in Digital System Design*, 2000.
- J26 P.R. Panda, N.D. Dutt, A. Nicolau, F. Catthoor, A. Vandecappelle, E. Brockmeyer, C. Kulkarni and E. DeGreef, "Data Memory Organization and Optimizations in Application-Specific Systems," *IEEE Design and Test of Computers*, Vol. 18, No. 3, May-June 2001.
- J27 F. Catthoor, K. Danckaert, S. Wuytack, and N.D. Dutt, "Code Transformations for Data Transfer and Storage Exploration Preprocessing in Multimedia Processors," *IEEE Design and Test of Computers*, Vol. 18, No. 3, May-June 2001.
- J28 P.R. Panda, F. Catthoor, N.D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandecappelle, and P.G. Kjeldsberg, "Data and Memory Optimization Techniques for Embedded Systems," *ACM Transactions on Design Automation of Electronic Systems*, Vol. 6, No. 2, pp. 149-206, April 2001.
- J29 N.D. Dutt, and K. Choi, "Configurable Processors for Embedded Computer," *IEEE Computer*, Vol. 36, No. 1, pp. 120-123, January 2003.
- J30 J. Lee, K. Choi, and N.D. Dutt, "Compilation Approach for Coarse-grain Reconfigurable Architectures," *IEEE Design and Test of Computers, Special Issue on Application Specific Processors*, pp. 26-33, January/February 2003.
- J31 P. Grün, N. Dutt and A. Nicolau, "Access Pattern-Based Memory and Connectivity Architecture Exploration," *ACM Transactions on Embedded Computing Systems (TECS)*, Vol. 2, No. 1, pp. 33-73, February 2003
- J32 P. Grün, A. Halambi, N.D. Dutt, and A. Nicolau, "RTGEN: An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions," *IEEE Transactions on VLSI Systems*, pp. 731-737, August 2003.
- J33 M. Mamidipaka, D. Hirschberg and N.D. Dutt, "Adaptive Low Power Encoding Techniques using Self Organizing Lists," *IEEE Transactions on VLSI Systems, Special Issue on Low Power Systems*, Vol. 11, No. 5, pp. 827-834, October 2003.

- J34** P. Mishra, N.D. Dutt and H. Tomiyama, "Towards Automatic Validation of Dynamic Behavior in Pipelined Processor Specifications," in *Kluwer Design Automation for Embedded Systems (DAES)*, June - September 2003, Volume 8, Issue 2-3, pp. 249-265.
- J35** S. Gupta, N.D. Dutt, R.K. Gupta, A. Nicolau , *Dynamically Increasing the Scope of Code Motions during the High-Level Synthesis of Digital Circuits*, *IEE Proceedings: Computers and Digital Techniques*, (Vol. 150, No.5, Sep 2003 (invited paper).
- J36** S. Pasricha, S. Mohapatra, M. Luthra, N.D. Dutt and N. Venkatasubramanian, "Reducing Backlight Power Consumption for Streaming Video Applications on Mobile Handheld Devices," Special Issue of the Journal of the Korean Multimedia Society (KSSM), Vol. ISSN 12, Dec. 2003, pp. 1-13.
- J37** S. Gupta ,N. Savoiu ,N.D. Dutt ,R.K. Gupta ,A. Nicolau, *Using Global Code Motions to Improve the Quality of Results for High-Level Synthesis*, *IEEE Transactions on Computer-Aided Design*, pp. 302-311, Vol 23, No. 2, Feb 2004.
- J38** P. Mishra and N.D. Dutt, "Automatic Modeling and Validation of Pipeline Specifications," *ACM Transactions on Embedded Computing Systems (TECS)*, Vol 3, No. 1, pp. 114-139, February 2004.
- J39** P. Mishra, M. Mamidipaka and N.D. Dutt, "Processor-Memory Co-Exploration using an Architecture Description Language", *ACM Transactions on Embedded Computing Systems (TECS)*, Vol 3, No. 1, pp. 140-162, February 2004.
- J40** P. Mishra, N.D. Dutt, N. Krishnamurthy, and M. Abadir, "A Top-Down Methodology for Validation of Microprocessors," *IEEE Design & Test of Computers*, Vol. 21, No. 2, Mar/Apr 04, pp. 122-131.
- J41** H. Tomiyama, H. Takada and N.D. Dutt, "Memory Data Organization for Low-Energy Address Buses," *IEICE Transactions Fundamentals Special Section on Low-Power System LSI, IP and Related Technology*, Vol. E87-C, No.4, April 2004, pp. 606-612.
- J42** H. Tomiyama and N.D. Dutt, "ILP-Based Program Path Analysis for Bounding Worst-Case Inter-Task Cache Conflicts," *IEICE Transactions on Information and Systems*, Vol. E87-D, No. 6, June 2004, pp. 1582-1587.
- J43** S. Pasricha, M. Luthra, S. Mohapatra, N.D. Dutt and N. Venkatasubramanian, "Dynamic Backlight Adaptation for Low Power Handheld Devices," *IEEE Design and Test of Computers*, Sep/Oct 2004.
- J44** M. Mamidipaka, K. Khouri, N. D. Dutt, and M. Abadir, " IDAP: A Tool for High Level Power Estimation of Custom Array Structures," *IEEE Transactions on Computer-Aided Design*, pp. 1361-1369, Vol 23, No. 9, Sep. 2004.
- J45** S. Gupta, N.D. Dutt, R.K. Gupta, A. Nicolau, "Coordinated Parallelizing Compiler Optimizations and High-Level Synthesis," *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)* , pp. 441-470, Vol 9, No.4, October 2004.
- J46** P. Mishra, N.D. Dutt, N. Krishnamurthy, M. Abadir, "A Methodology for Validation of Microprocessors using Symbolic Simulation," *International Journal of Embedded System*, Issue 1/2, 2005, pp. 14-22.
- J47** Jong-eun Lee, Kiyoun Choi, and Nikil D. Dutt, "Evaluating Memory Architectures for Media Applications on Coarse-Grained Reconfigurable Architectures," *International Journal of Embedded Systems*, Issue 7, 2005.

- J48** P. Mishra and N. Dutt, "Architecture Description Languages for Programmable Embedded Systems," *IEEE Proceedings Computers & Digital Techniques, Special Issue on Embedded Microelectronic Systems: Status and Trends*, Volume 152, Issue 03, May 2005.
- J49** P. Biswas, and N.D. Dutt, "Code Size Reduction in Heterogeneous-Connectivity-based DSPs using Instruction Set Extensions," *IEEE Transactions on Computers*, Vol 54, No. 10, October 2005, pp. 1216-1226.
- J50** A. Shrivastava, P. Biswas, A. Halambi, N.D. Dutt and A. Nicolau, "A Compilation Framework for Reduced Bitwidth ISAs," *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Volume 11, No. 1, January 2006, pp. 123-146.
- J51.** S. Pasricha, N.D. Dutt, E. Bozorgzadeh, and M. Ben-Romdhane, "FABSYN: Floorplan-aware Bus Architecture Synthesis," *IEEE Transactions on VLSI Systems*, Vol 14, No. 3, March 2006, pp. 241-253.
- J52** M. Reshadi, P. Mishra, and N. Dutt, "A Retargetable Framework for Instruction-Set Architecture Simulation", *ACM Transactions on Embedded Computing Systems (TECS)*, Volume 5, Issue 2, pages 431-452, May 2006.
- J53** A. Kejariwal, S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, "Energy Efficient Watermarking on Mobile Devices using Proxy-based Partitioning," *IEEE Transactions on VLSI Systems (IEEE TVLSI)*, Vol 14, No. 6, June 2006, pp. 625-636.
- J54** P. Mishra, A. Shrivastava, and N.D. Dutt, "Architecture Description Language (ADL)-driven Software Toolkit Generation for Architectural Exploration of Programmable SOCs," *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Volume 11, No. 3, July 2006, pp. 626-658.
- J55** M. Kim, H. Oh, N.D. Dutt, A. Nicolau, and N. Venkatasubramanian "PBPAIR: An Energy-efficient Error-resilient Encoding Using Probability Based Power Aware Intra Refresh," *ACM SIGMOBILE Mobile Computing and Communications Review*, Volume 10, Issue 3, July 2006, pp. 58-69.
- J56** P. Biswas, S. Banerjee, N. Dutt, L. Pozzi, and P. Ienne, "ISEGEN: An Iterative-Improvement-Based ISE Generation Technique for Fast Customization of Processors," *IEEE Transactions on VLSI Systems*, Vol. 14, No. 7, July 2006, pp. 754-762.
- J57** A. Shrivastava, N.D. Dutt, A. Nicolau, and E. Earlie, "Retargetable Pipeline Hazard Detection for Partially Bypassed Processors," *IEEE Transactions on VLSI Systems*, Vol. 14, No. 8, August 2006, pp. 791-801.
- J58** S. Banerjee, E. Bozorgzadeh, and, N. Dutt, "Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration," *IEEE Transactions on VLSI Systems*, Vol. 14, No. 11, November 2006, pp. 1189-1202.
- J59** M. Reshadi, B. Gorjiara, N. Dutt, "Generic Processor Modeling for Automatically Generating Very Fast Cycle-Accurate Simulators," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 25, No. 12, December 2006, pp. 2904-2918.
- J60** J. Lee, K. Choi, and N.D. Dutt, "Instruction Set Synthesis with Efficient Instruction Encoding for Configurable Processors," in *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 12, No. 1, Article 8 (Jan 2007), 37 pages.
- J61** S. Pasricha and N.D. Dutt, "A Framework for Co-synthesis of Memory and Communication Architectures for MPSoC," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol 26, No. 3, March 2007, pp. 408-420.

- J62** Biswas, N. Dutt, L. Pozzi, and P. Ienne, "Introduction of Architecturally Visible Storage in Instruction Set Extensions" in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol 26, No. 3, March 2007, pp. 435-446.
- J63** I. Issenin, E. Brockmeyer, M. Miranda and N.D. Dutt, "DRDU: A Data Reuse Analysis Technique for Efficient Scratch Pad Memory Management", *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 12, No. 2, Article 15, 28 pages, April 2007, DOI 10.1145/1230800.1230807.
- J64** S. Mohapatra, N.D. Dutt, A. Nicolau, and N. Venkatasubramanian, "DYNAMO: A Cross-Layer Framework for End-to-End QoS and Energy Optimization in Mobile Handheld Devices," *IEEE Journal on Selected Areas in Communications*, Vol 25, No. 4, May 2007, pp. 722-737.
- J65** I. Issenin and N.D. Dutt, "Using FORAY Models to Enable MPSoC Memory Optimizations," in *International Journal of Parallel Processing*, Springer, DOI: 10.1007/s10766-007-0041-6, May 2007.
- J66** L. Cheng, S. Mohapatra, M. El Zarki, N. Dutt, and N. Venkatasubramanian, "Quality Based Backlight Optimization for Video Playback on Handheld Devices," *Advances in Multimedia*, vol. 2007, Article ID 83715, July 2007.
- J67** S. Pasricha, N.D. Dutt, and M. Ben-Romdhane, "BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol 26, No. 8, August 2007, pp. 1454-1464.
- J68** C. Lennard, C. Shin, P. Grun, M. Noll, G. Madl, S. Pasricha, and N.D. Dutt, "Enabling heterogeneous cycle-based and event-driven simulation in a design flow integrated using the SPIRIT consortium specifications," *Design Automation of Embedded System, Special Issue on SystemC*, Springer, Volume 11, Numbers 2-3, September, 2007, pp. 119-140, DOI 10.1007/s10617-007-9003-x.
- J69** A. Shrivastava, S. Park, E. Earlie, N. Dutt, A. Nicolau, Y.Paek, "Automatic Design Space Exploration of Register Bypasses in Embedded Processors," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 26, No. 10, October 2007.
- J70** M. Kim, N. Dutt, N. Venkatasubramanian, and C. Talcott, "xTune: Online Verifiable Cross-Layer Adaptation for Distributed Real-Time Embedded Systems," *ACM SIGBED Review: Special Issue on the RTSS Forum on Deeply Embedded Real-Time Computing*, Volume 5, Number 1, January 2008.
(Best System Architecture Award)
(Best Overall Idea Award)
- J71** G. Madl and N. Dutt, "Real-time Analysis of Resource-Constrained Distributed Systems by Simulation-Guided Model Checking," *ACM SIGBED Review: Special Issue on the RTSS Forum on Deeply Embedded Real-Time Computing*, Volume 5, Number 1, January 2008.
- J72** M. Kim, S. Banerjee, N.D. Dutt, and N. Venkatasubramanian, "Cosynthesis of Real Time Multimedia Applications on MPSoCs," *ACM Transactions on Embedded Computing Systems (TECS)*, Volume 7, Issue 2, Article 2, (February 2008).
- J73** S. Pasricha, N.D. Dutt, and M. Ben-Romdhane, "Fast Exploration of Bus-based Communication Architectures at the CCATB abstraction," *ACM Transactions on Embedded Computing Systems (TECS)*, Volume 7, Issue 2, Article 15, (February 2008).

- J74** P. Mishra and N.D. Dutt, "Specification-driven Directed Test Generation for Validation of Pipelined Processors," *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 13, No. 2, Article 42 (July 2008), 36 pages, DOI = 10.1145/1367045.1367051.
- J75** I. Issenin, E. Brockmeyer, B. Durninck and N. Dutt, "Data Reuse Driven Energy-Aware Co-Synthesis of Scratch Pad Memory and Hierarchical Bus Based Communication Architecture for Multiprocessor Streaming Applications" *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 27, No. 8, August 2008, pp. 1439-1452.
- J76** S. Pasricha and N.D. Dutt, "Trends in Emerging On-Chip Interconnect Technologies," *IPSI Transactions on System LSI Design Methodology*, September 2008 (Invited Paper).
- J77** A. Gordon-Ross, F. Vahid and N. Dutt, "Fast Configurable-Cache Tuning with a Unified Second-Level Cache," *IEEE Transactions on VLSI Systems*, Vol. 17, No. 1, January 2009, pp. 80-91.
-
- J78** S. Banerjee, E. Bozorgzadeh, and N.D. Dutt, "Exploiting application data-parallelism on dynamically reconfigurable architectures: placement and architectural considerations," *IEEE Transactions on VLSI Systems*, Vol. 17, No. 2, February 2009, pp. 234-247.
- J79** A. Shrivastava, I. Issenin, N. Dutt, S. Park, Y. Paek, "Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 28, No. 3, March 2009, pp. 461-465.
- J80** S. Pasricha, Y. Park, F. Kurdahi and N. Dutt. "System-level PVT Variation Aware Power Exploration of On-Chip Communication Architectures", *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 14, Issue 2, Article 20 (March 2009), 25 pages, DOI 10.1145/1497561.1497563.
- J81** M. Reshadi, P. Mishra and N. Dutt, "Hybrid Compiled Simulation: An efficient technique for instruction-set architecture simulation" *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 8, No. 3, Article 20, (April 2009), 27 pages, DOI 10.1145/1509288.1509292.
- J82** D. Cho, S. Pasricha, I. Issenin, N. Dutt, Y. Paek, "Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 28, Issue 4, April 2009, pp. 554 – 567.
- J83** J. Moorkanikara, A. Felch, A. Chandrasekhar, N. Dutt, R. Granger, A. Nicolau, A. Veidenbaum, "Brain Derived Vision Algorithm on High Performance Architectures," *International Journal of Parallel Processing (IJPP)*, Volume 37, Number 4 / August, 2009.
- J84** J. Moorkanikara, N. Dutt, J. Krichmar, A. Nicolau, A. Veidenbaum, "A Configurable Simulation Environment for the Efficient Simulation of Large-Scale Spiking Neural Networks on Graphics Processors," *Neural Networks*, Volume 22, Issues 5-6, July-August 2009, Pages 791-800.
- J85** G. Madl, S. Pasricha, N. Dutt, and S. Abdelwahed, "Cross-abstraction Functional Verification and Performance Analysis of Chip Multiprocessor Designs," *IEEE Transactions on Industrial Informatics*, Special section on Real-Time and (Networked) Embedded Systems, Vol. 5, Issue 3, Aug. 2009, pp. 241-256.
- J86** K. Lee, A. Shrivastava, I. Issenin, N.D. Dutt, and N. Venkatasubramanian "Partially Protected Caches to Reduce Failures due to Soft Errors in Multimedia Applications," *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, Vol. 17, No. 9, September 2009, pp. 1343-1347.

- J87** S. Pasricha, Y. Park, F. Kurdahi and N. Dutt, "CAPPS: A Framework for Power-Performance Trade-Offs in On-Chip Communication Architecture Synthesis", *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, Volume 18, No. 2, February 2010, pp. 209-221.
- J88** S. Pasricha, F. Kurdahi and N. Dutt, "Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications," *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, Volume 18, No. 9, September 2010, pp. 1376-1380.
- J89** K. Lee, A. Shrivastava, N. Dutt, and N. Venkatasubramanian, "Partitioning Techniques for Partially Protected Caches in Resource-Constrained Embedded Systems", *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Volume 15, No 4, Article 30 (September 2010), 1-30, DOI 10.1145/1835420.1835423.
- J90** S. Banerjee, E. Bozorgzadeh, J. Noguera, and N. Dutt, "Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures," *ACM Transactions on Reconfigurable Technology and Systems (TRETs)*, Volume 3 Issue 3, September 2010, Article No. 18, doi>10.1145/1839480.1839488
- J91** Y. Park, S. Pasricha, N.D. Dutt, and F. Kurdahi, "A Multi-Granularity Power Modeling Methodology for Embedded Processors," *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, Volume 19, No. 4, April 2011, pp. 668-681.
- J92** G. Lee, K. Choi, and N. Dutt, "Mapping Multi-Domain Applications onto Coarse-Grained Reconfigurable Architectures," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Volume 30, No. 5, May 2011, pp. 937-650.
- J93** M. Richert, J. Moorkanikara, N. Dutt and J. L. Krichmar, "An Efficient and Flexible Simulation Environment for Modeling Large-Scale Cortical Processing," *Frontiers in Neuroinformatics*, 5:19. doi: 10.3389/fninf.2011.00019, September 2011.
- J94** G. Denker, N. Dutt, S. Mehrotra, M. Stehr, C. Talcott, N. Venkatasubramanian, "Resilient, Dependable CyberPhysical Systems: A Middleware Perspective. Journal of Internet Systems and Applications," Springer Journal of Internet Services and Applications, DOI: 10.1007/s13174-011-0057-4, 2012. (invited papers from the Future of Middleware Event (FOME 2012) held in conjunction with ACM/IFIP/USENIX Middleware 2012).
- J95** A. Khajeh, M. Kim, N. Dutt, A. Eltawil, F. Kurdahi, "Error-aware Algorithm/Architecture Co-exploration for Video Over Wireless Applications," in *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 11S, Issue 1, Article 15, 1-23, DOI 10.1145/2180887.2180892, June 2012.
- J96** K.W. Lee, N. Dutt and N. Venkatasubramanian, "EAVE: Error Aware Video Encoding for Energy/QoS Tradeoffs," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 11, No. 2, Article 37, 1-28, DOI 10.1145/2220336.2220349, July 2012.
- J97** K. Tanimura and N. Dutt, "Homogeneous Dual-Rail Logic for DPA Attack Resistant Secure Circuit Design," in *IEEE Embedded Systems Letters (IEEE-ESL)*, Vol. 4, Issue 3, pp. 57-60, September 2012.
- J98** G. Ansaloni, K. Tanimura, L. Pozzi, and N. Dutt, "Integrated Kernel Partitioning and Scheduling for Coarse Grained Reconfigurable Arrays," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Volume 31, No. 12, pp 1803-1816, December 2012.

- J99** M. Kim, M. Stehr, C. Talcott, N. Dutt, and N. Venkatasubramanian, "xTune: A Formal Methodology for Cross-layer Tuning of Mobile Embedded Systems," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 11, Issue 4, Article 73, December 2012.
- J100** A. Gordon-Ross, F. Vahid and N. Dutt, "Combining code reordering and cache configuration," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 11, Issue 4, Article 88, December 2012.
- J101** S. Park, A. Shrivastava, E. Earlie, N. Dutt, A. Nicolau, Y. Paek, "Register File Power Reduction Using Bypass Sensitive Compiler," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Volume 27, No. 6, pp 1155-1159, June 2008.
- J102** P. Gupta, Y. Agarwal, L. Dolcek, N. Dutt, R. Gupta, R. Kumar, S. Mitra, A. Nicolau, T. Simunic-Rosing, M. Srivastava, S. Swanson, and D. Sylvester, "Underdesigned and Opportunistic Computing in Presence of Hardware Variability," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Volume 32, No. 1, pp 8-23, January 2013. (invited keynote)
- J103** L. Bathen, D. Shin, S. Lim, and N. Dutt, "Virtualizing On-Chip Distributed ScratchPad Memories for Low Power and Trusted Application Execution," *Design Automation of Electronic Systems (DAES)*, January 2013, Springer, DOI=10.1007/s10617-012-9100-3 (highlighting Best Papers from CODES+ISSS 2011).
- J104** L. Bathen, Y. Ahn, N. Dutt, and S. Pasricha, "MultiMake: Chip-MultiProcessor Driven Memory-Aware Kernel Pipelining," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 12, Issue 1, Article 59, March 2013.
- J105** M. Avery, N. Dutt, and J. Krichmar, "A large-scale neural network model of the influence of neuromodulatory levels on working memory and behavior," *Frontiers in Computational Neuroscience*, Volume 7, Number 00133, 2013, DOI=10.3389/fncom.2013.00133.
- J106** M. Beyeler, N. Dutt, and J. Krichmar, "Categorization and Decision-Making in a Neurobiologically Plausible Spiking Network using a STDP-Like Learning Rule," *Neural Networks*, Volume 48, December 2013, Pages 109-124.
- J107** M. Avery, N. Dutt, and J. Krichmar, "Mechanisms underlying the basal forebrain enhancement of top-down and bottom-up attention," *European Journal of Neuroscience*, 2013; DOI: 10.1111/ejn.12433.
- J108** K. Carlson, J. Nageswaran, N. Dutt, and J. Krichmar, "An efficient automated parameter tuning framework for spiking neural networks," *Frontiers in Neuromorphic Engineering*, Volume 8, Number 00010, 2014, DOI=10.3389/fnins.2014.00010.
- J109** M. Beyeler, M. Richert, N. Dutt, and J. Krichmar, "Efficient spiking neural network model of pattern motion selectivity in visual cortex," *Neuroinformatics*, February 2014, DOI=10.1007/s12021-014-9220-y.
- J110** L. Bathen and N. Dutt, "Embedded RAID-on-Chip for Bus-based Chip-Multiprocessors," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Volume 13 Issue 4, February 2014.
- J111** A. BanaiyanMofrad, G. Girao, and N. Dutt, "NoC-Based Fault-Tolerant Cache Design in Chip Multiprocessors," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Volume 13 Issue 3s, Article 115, March 2014.
- J112** L. Bathen, and N. Dutt, "SPMCloud: Towards the Single-Chip Embedded ScratchPad Memory-based Storage Cloud," *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Volume 19 Issue 3, Article 22, June 2014.

- J113** A. Chakraborty, H. Houmayoun, A. Khajeh, N. Dutt, A. Eltawil, F. Kurdahi, "Multi-Copy Cache: A Highly Energy Efficient Cache Architecture," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Volume 13 Issue 5s, Article 150, July 2014.
- J114** Y. Wang, M. Huang, Z. Shao, H. C.B. Chan, L. Bathen, and N. Dutt, "A Reliability-Aware Address Mapping Strategy for NAND Flash Memory Storage Systems," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Vol. 33, No 11, pp. 1623-1631, Nov. 2014.
- J115** Y. Wang, Z. Shao, H. Chan, L. Bathen, and N. Dutt, "A Reliability Enhanced Address Mapping Strategy for Three-dimensional (3D) NAND Flash Memory," *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, Volume 22, Issue 11, pp. 2402-2410, Nov. 2014.
- J116** A. BanaiyanMofrad, H. Houmayoun, and N. Dutt, "Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 14, No. 2, Jan. 2015.
- J117** M. Shoushtari, A. BanaiyanMofrad, and N. Dutt, "Exploiting Partially-Forgetful Memories for Approximate Computing," *IEEE Embedded Systems Letters (IEEE-ESL)*. Volume 7, Number 1, March 2015.
- J118** J. Krichmar, P. Coussy, and N. Dutt, "Large-Scale Spiking Neural Networks using Neuromorphic Hardware Compatible Models," *ACM Journal on Emerging Technologies in Computing Systems (ACM-JETC)*, Vol. 11, No. 4, April 2015.
- J119** M. Gottscho, L. Bathen, N. Dutt, P. Gupta, and A. Nicolau, "ViPZonE: Hardware Power Variability-Aware Virtual Memory Management for Energy Savings," *IEEE Transactions on Computers (TC)*, Volume 64, No. 5, pp. 1483-1496, 2015.
-
- J120** L. Wanner, L. Lai, A. Rahimi, M. Gottscho, P. Mercati, C. Huang, F. Sala, Y. Agarwal, L. Dolcek, N. Dutt, P. Gupta, R. Gupta, R. Jhala, R. Kumar, S. Lerner, S. Mitra, A. Nicolau, T. Simunic-Rosing, M. Srivastava, S. Swanson, D. Sylvester, and Y. Zhou, "NSF Expedition on Variability-Aware Software: Recent Results and Contributions," *it – Information Technology*, Volume 57, Issue 3, Pages 181–198, ISSN (Online) 2196-7032, ISSN (Print) 1611-2776, DOI: 10.1515/itit-2014-1085, June 2015. (invited paper)
- J121** J. Shin, N. Dutt, and F. Kurdahi, "Cooperative On-Chip Temperature Estimation Using Multiple Virtual Sensors," *IEEE Embedded Systems Letters (IEEE-ESL)*, 7(2): 37-40 (2015). doi: 10.1109/LES.2015.2400992.
- J122** M. Gottscho, A. BanaiyanMofrad, N. Dutt, A. Nicolau, and P. Gupta, "DPCS: Dynamic Power/Capacity Scaling for SRAM Caches in the Nanoscale Era," *ACM Transactions on Architecture and Code Optimizations (TACO)*, Volume 12 Issue 3, October 2015, Article No. 27. doi: 10.1145/2792982.
- J123** M. Beyeler, N. Oros, N. Dutt, and J. Krichmar, "A GPU-accelerated cortical neural network model for visually guided robot navigation," *Neural Networks*, Volume 72, December 2015, Pages 75–87. doi: <https://doi.org/10.1016/j.neunet.2015.09.005>.
- J124** N. Dutt, A. Jantsch, and S. Sarma, "Towards Smart Embedded Systems: A Self-Aware System-on-Chip Perspective," *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Special Issue on Innovative Design Methods for Smart Embedded Systems, Volume 15 Issue 2, April 2016, Article No. 22. (Keynote Perspective) doi: 10.1145/2872936.

- J125** A. Shrivastava, N. Dutt, J. Cai, M. Shoushtari, B. Donyanavard, and H. Tajik, "Automatic Management of Software Programmable Memories in Manycore Architectures," *IET Computers & Digital Techniques*, DOI: 10.1049/iet-cdt.2016.0024, June 2016. (Keynote Perspective) doi: 10.1049/iet-cdt.2016.0024
- J126** M. Beyeler, N. Dutt, and J. Krichmar, "3D visual response properties of MSTd emerge from an efficient, sparse population code," *Journal of Neuroscience*, Volume 36, Number 32, August 2016. doi: <https://doi.org/10.1523/JNEUROSCI.0396-16.2016>
- J127** H. Tajik, B. Donyanavard, N. Dutt, J. Jahn, and J. Henkel, "SPMPool: Runtime SPM Management for Memory-intensive Applications in Embedded Many-Cores," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 16, No. 1, November 2016. doi: 10.1145/2968447
- J128** Gu-Min Jeong, Chang-Woo Park, Sang-Il Choi, Kyoungwoo Lee, Nikil Dutt, "Robust Face Recognition Against Soft-errors Using a Cross-layer Approach" *International Journal of Computers, Communications & Control*, Vol. 11 Issue 5, pp. 657-666, October 2016. DOI: 10.15837/ijccc.2016.5.2020
- J129** T. Muck, Z. Ghaderi, E. Bozorgzadeh, and N. Dutt, "Exploiting Heterogeneity for Aging-aware Load Balancing in Mobile Platforms," *IEEE Transactions on Multi-Scale Computing Systems (TMSCS)*, 3(1): pp. 25-35, Jan-Mar 2017. doi: 10.1109/TMSCS.2016.2627541.
- J130** A. Kanduri, M. Haghabayan, A. Rahmani, P. Liljeberg, A. Jantsch, N. Dutt, and H. Tenhunen, "Accuracy Aware Power Management for Many-core Systems running Error Resilient Applications," *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, Volume 25, Issue 10, pp. 2749-2762, October 2017. doi: 10.1109/TVLSI.2017.2694388
- J131** I. Azimi, A. Anzanpour, A. Rahmani, T. Pahikkala, M. Levorato, P. Liljeberg, and N. Dutt, "HiCH: Hierarchical Fog-assisted Computing Architecture for Healthcare IoT," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Special Issue ESWEEK 2017, CASES 2017, CODES + ISSS 2017 and EMSOFT 2017, Volume 16, Issue 5s, October 2017. doi: 10.1145/3126501.
- J132** A. Jantsch, N. Dutt and A. Rahmani, "Self-Awareness in Systems on Chip - A Survey," *IEEE Design and Test of Computers*, Volume 34, Issue 6, December 2017. DOI: 10.1109/MDAT.2017.2757143
- J133** M. Shoushtari and N. Dutt, "SAM: Software-Assisted Memory Hierarchy for Scalable Manycore Embedded Systems," *IEEE Embedded Systems Letters (IEEE-ESL)*. Volume 9, Issue 4, December 2017. DOI: 10.1109/LES.2017.2748098
- J134** J. Park, C. Hsieh, N. Dutt, and S. Lim, "Synergistic CPU-GPU Frequency Capping for Energy-efficient Mobile Games," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Volume 17, Issue 2, January 2018. doi: 10.1145/3145337.
- J135** M. Shoushtari, B. Donyanavard, L. Bathen, and N. Dutt, "ShaVe-ICE: Sharing Distributed Virtualized SPMs In Many-Core Embedded Systems," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Volume 17, Issue 2, February 2018. doi: 10.1145/3157667.
- J136** A. Das, P. Pradhapan, W. Groenendaal, P. Adiraju, R. Rajan, F. Catthoor, S. Schaafsma, J. Krichmar, N. Dutt, and C. Van Hoof, "Unsupervised Heart-rate Estimation in Wearables With Liquid States and A Probabilistic Readout Learning Systems," *Neural Networks*, Volume 99, Pages 134-147, March 2018. doi: <https://doi.org/10.1016/j.neunet.2017.12.015>

- J137** C. Hsieh, J. Park, S. Lim, and N. Dutt, "MEMCOP: Memory-Aware Co-operative Power Management Governor for Mobile Games," *Design Automation for Embedded Systems (DAES)*, Volume 22, Issue 1-2, pp. 95-116, June 2018. <https://doi.org/10.1007/s10617-018-9201-8>
- J138** A. Rahmani, N. Dutt and A. Jantsch, "HDGM: Hierarchical Dynamic Goal Management for Many-Core Resource Allocation," *IEEE Embedded Systems Letters (IEEE-ESL)*. Volume 10, Issue 3, September 2018. DOI: 10.1109/LES.2017.2751522
- J139** M. Mostl, J. Schlatow, R. Ernst, N. Dutt, A. Nassar, A. Rahmani, F. Kurdahi, T. Wild, A. Sadighi, and A. Herkersdorf, "Platform-centric self-awareness as a key enabler for controlling changes in CPS," *Proceedings of the IEEE, Special issue on DA for CPS*, Volume 106, Issue 9, September 2018. DOI: 10.1109/JPROC.2018.2858023
- J140** G. Detorakis, S. Sheik, C. Augustine, S. Paul, B. Pedroni, N. Dutt, J. Krichmar, G. Cauwenberghs, E. Neftci, "Neural and Synaptic Array Transceiver: A Brain-Inspired Computing Framework for Embedded Learning" *Frontiers in Neuroscience, section Neuromorphic Engineering*, Volume 12, 2018, DOI={10.3389/fnins.2018.00583}
- J141** T. Muck, B. Donyanavard, K. Moazzemi, A. Rahmani, A. Jantsch., and N. Dutt, "Design Methodology for Responsive and Robust MIMO Control of Heterogeneous Multicores," *IEEE Transactions on Multi-Scale Computing Systems (TMSCS)*, Volume 4, Issue 4, Oct-Dec 2018, DOI: 10.1109/TMSCS.2018.2808524
- J142** S. Shahosseini, K. Moazzemi, A. Rahmani, and N. Dutt, "On the Feasibility of SISO Control-Theoretic DVFS for Power Capping in CMPs," *Microprocessors and Microsystems*, Volume 63, pp. 249-258, November 2018, doi: <https://doi.org/10.1016/j.micpro.2018.09.012>.
- J143** W. Liu, L. Yang, W. Jiang, L. Feng, N. Guan, W. Zhang, and N. Dutt, "Thermal-aware Task Mapping on Dynamically Reconfigurable Network-on-Chip based Multiprocessor System-on-Chip," *IEEE Transactions on Computers (TC)*, Volume 67, Issue 12, December 2018. DOI: 10.1109/TC.2018.2844365
- J144** H. Nejatollahi, N. Dutt, I. Banerjee, F. Regazzoni, and R. Cammarota, "Post-quantum Lattice-based Cryptography Implementations: A Survey" *ACM Computing Surveys*, Volume 51, Issue 6, January 2019. DOI: 10.1145/3292548
- J145** G. Jeong, K. Lee, S. Choi, S. Ji, and N. Dutt, "Effect of Soft Errors in Iterative Learning Control and Compensation using Cross-layer Approach" *International Journal of Computers, Communications & Control (IJCCC)*, Jun 2019, Vol. 14 Issue 3, p359-374, ISSN: 1841-9836. DOI: 10.15837/ijccc.2019.3.3513
- J146** M. Beyeler, E. Rounds, K. Carlson, N. Dutt, and J. Krichmar, "Neural correlates of sparse coding and dimensionality reduction," *PLOS Computational Biology*, June 2019, DOI: <https://doi.org/10.1371/journal.pcbi.1006908>
- J147** I. Azimi, O. Oti, S. Labbaf, H. Niela-Vilen, A. Axelin, N. Dutt, P. Liljeberg, and A. Rahmani, "Personalized Maternal Sleep Quality Assessment: An Objective IoT-based Longitudinal Study," *IEEE Access*, July 2019, DOI: 10.1109/ACCESS.2019.2927781
- J148** L. Yang, W. Liu, N. Guan, and N. Dutt, "Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM based Router," *IEEE Transactions on Computers (TC) Special Section on Emerging Non-volatile Memory Technologies*, Volume 68, Issue 8, Aug. 2019, pp. 1174-1189, DOI: 10.1109/TC.2018.2864749

- J149** A. Miele, A. Kanduri, K. Moazzemi, D. Juhász, A. Rahmani, N. Dutt, P. Liljeberg and A. Jantsch (2019), "On-Chip Dynamic Resource Management", *Foundations and Trends in Electronic Design Automation*: Vol. 13, No. 1-2, pp 1–144. DOI: 10.1561/10000000055.
- J150** A. L. M. Martins, R. Garibotti, N. Dutt, F. G. Moraes, "The Power Impact of Hardware and Software Actuators on Self-Adaptable Many-core Systems," *Journal of Systems Architecture*, Volume 97, pp. 42-53, August 2019, <https://doi.org/10.1016/j.sysarc.2019.05.006>
- J151** A. L. M. Martins, A. H. Lucas da Silva, A. Rahmani, N. Dutt, F. G. Moraes, "Hierarchical Adaptive Multi-objective Resource Management for Many-core Systems," *Journal of Systems Architecture*, Volume 97, August 2019, Pages 416-427, ISSN 1383-7621, <https://doi.org/10.1016/j.sysarc.2019.01.00>
- J152** K. Moazzemi, B. Maity, S. Yi, A. Rahmani, and N. Dutt, "HESSLE-FREE: Heterogeneous Systems Leveraging Fuzzy Control for Runtime Resource Management," *ACM Transactions on Embedded Computing Systems*, ESWEEK-TECS special issue on CODES+ISSS (ACM-TECS), Vol. 18, No. 5s, Article No: 74, October 2019. DOI: <https://doi.org/10.1145/3358203>
- J153** A. Balaji, S. Song, A. Das, N. Dutt, J. Krichmar, N. Kandasamy, and F. Catthoor, "A Framework to Explore Workload-Specific Performance and Lifetime Trade-offs in Neuromorphic Computing," *IEEE Computer Architecture Letters (CAL)*, Volume: 18, Issue: 2, July-Dec. 1 2019. DOI: 10.1109/LCA.2019.2951507.
- J154** A. Balaji, A. Das, Y. Wu, K. Huynh, F. Dell'Anna, G. Indiveri, J. Krichmar, N. Dutt, S. Schaafsma, and F. Catthoor, "Mapping Spiking Neural Networks to Neuromorphic Hardware," *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, Volume 28, Issue 1, pp. 76-86, Jan 2020, DOI: 10.1109/TVLSI.2019.2951493
- J155** H. Nejatollahi, F. Valencia, S. Banik, F. Regazzoni, and R. Cammarota, N. Dutt, "Synthesis of Flexible Accelerators for Early Adoption of Ring-LWE Post-quantum Cryptography" *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Article 11, March 2020, DOI: <https://doi.org/10.1145/3378164>
- J156** D. Amiri, A. Anzanpour, I. Azimi, M. Levorato, A. Rahmani, P. Liljeberg, and N. Dutt, "Context-Aware Control of Wearable Sensors via Edge Computing," *ACM Transactions on Computing in Health Care*. Article 7, March 2020; DOI: <https://doi.org/10.1145/3351286>
- J157** M. Vishwanath, S. Jafarlou, I. Shin, M. Lim, N. Dutt, A. Rahmani, and H. Cao, "Investigation of Machine Learning Approaches for Traumatic Brain Injury Classification via EEG Assessment in Mice," *Sensors*, 20(7), 2027, April 2020; DOI: <https://doi.org/10.3390/s20072027>
- J158** B. Maity, M. Shoushtari, A. Rahmani, and N. Dutt, "Self-adaptive Memory Approximation: A Formal Control Theory Approach," *IEEE Embedded Systems Letters (IEEE-ESL)*, Volume 12, Issue 2, June 2020. DOI: 10.1109/LES.2019.2941018
- J159** K. Bellman, N. Dutt, L. Esterle, A. Herkersdorf, A. Jantsch, C. Landauer, P. Lewis, M. Platzner, N. Taherinejad, and K. Tammemäe, "Self-aware Cyber-Physical Systems," *ACM Transactions on Cyber-Physical Systems*, Article 38, June 2020. DOI: <https://doi.org/10.1145/3375716>
- J160** H. Han, S. Labbaf, J. Borelli, N. Dutt, and A. Rahmani, "Objective Stress Monitoring based on Wearable Sensors in Everyday Settings," *Journal of Medical Engineering & Technology*, Vol. 44, Issue 4, June 2020. DOI: 10.1080/03091902.2020.1759707
- J161** N. Dutt, C. Regazzoni, B. Rinner, and X. Yao, "Self-Awareness for Autonomous Systems," *Proceedings of the IEEE, Special issue on Self-Awareness*, Volume 108, Issue 7, July 2020. DOI: 10.1109/JPROC.2020.2990784

- J162** H. Hoffman, A. Jantsch, and N. Dutt, "Embodied Self-Aware Computing Systems," *Proceedings of the IEEE, Special issue on Self-Awareness*, Volume 108, Issue 7, July 2020. DOI: 10.1109/JPROC.2020.2977054
- J163** K. Vo, T. Le, A. Rahmani, N. Dutt, and H. Cao, "An Efficient and Robust Deep Learning Method with 1-D Octave Convolution to Extract Fetal Electrocardiogram," *Sensors*, 20(13), 3757, July 2020. DOI: <https://doi.org/10.3390/s20133757>
- J164** M. Mehrabadi, I. Azimi, F. Sarhaddi, A. Axelin, H. Niela-Vilen, S. Myllyntausta, S. Stenholm, N. Dutt, P. Liljeberg, and A. Rahmani, "Sleep Tracking of a Commercially Available Smart Ring and Smartwatch Against Medical-Grade Actigraphy in Everyday Settings: Instrument Validation Study," *JMIR Mhealth Uhealth* 2020;8(11):e20465, May 2020. DOI: 10.2196/20465
- J165** E. Kasaeyan, M. Jiang, E. Syrjala, M. Calderin, R. Mierronskoski, K. Zhang, N. Dutt, P. Liljeberg, S. Salatera, A. Nelson, and A. Rahmani, "Prospective Study Evaluating a Pain Assessment Tool in Postoperative Environment: Protocol for Algorithm Testing and Enhancement," *JMIR Research Protocols*, VO19, No 7, July 2020. DOI: 10.2196/17783
-
- J166** A. Anzanpour, D. Amiri, A. Rahmani, M. Levorato, P. Liljeberg, and N. Dutt, "Edge-Assisted Control for Healthcare Internet-of-Things: A Case Study on PPG-based Early Warning Score," *ACM Transactions on Internet of Things*, October 2020 Article No. 1, DOI: 10.1145/3407091
- J167** A. Monazzah, A. Miele, A. Rahmani, and N. Dutt, "CAST: Content-Aware STT-MRAM Cache Write Management for Different Levels of Approximation," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Volume: 39, Issue: 12, Dec. 2020. DOI: 10.1109/TCAD.2020.2986327
- J168** T. Le, F. Ellington, T. Lee, K. Vo, M. Khine, S. Krishnan, N. Dutt, and H. Cao, "Continuous Non-invasive Blood Pressure Monitoring: A Methodological Review on Measurement Techniques," *IEEE Access*, November 2020, DOI: 10.1109/ACCESS.2020.3040257
- J169** M. Imani, D. Peroni, H. Nejatollahi, N. Dutt, and T. Rosing, "Data Reuse for Accelerated Approximate Warps," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Volume: 39, Issue: 12, Dec. 2020. DOI: 10.1109/TCAD.2020.2986128
- J170** H. Nejatollahi, S. Shahhosseini, R. Cammarota, and N. Dutt, "Exploring Energy Efficient Architectures for RLWE Lattice-Based Cryptography," *Journal of Signal Processing Systems (JSPS)*, January 2021. DOI: 10.1007/s11265-020-01627-x
- J171** Asal Yunusova, Jocelyn Lai, Alexander P. Rivera, Sirui Hu, Sina Labbaf, Amir M. Rahmani, Nikil D. Dutt, Ramesh C. Jain, & Jessica L. Borelli, "Assessing Mental Health in Emerging Adulthood through a Mental Health Navigator: A Study Protocol", *JMIR Journal of Research Protocols*, January 2021. DOI: 10.2196/25775
- J172** Fatemeh Sarhaddi, Iman Azimi, Sina Labbaf, Hannakaisa, Niela-Vilén, Nikil Dutt, Anna Axelin, Pasi Liljeberg, Amir M. Rahmani, "Long-term IoT-based Maternal Monitoring: System Design and Evaluation," *Sensors: Special Issue "Sensors, Systems, and AI for Healthcare"*, 21(7), 2281; March 2021. DOI: <https://doi.org/10.3390/s21072281>

- J173** T. Titirsha, S. Song, A. Das, J. Krichmar, N. Dutt, N. Kandasamy, and F. Catthoor, "Endurance-Aware Mapping of Spiking Neural Networks to Neuromorphic Hardware," *IEEE Transactions on Parallel and Distributed Systems*, vol. 33, no. 2, pp. 288-301, 1 Feb. 2022, doi: 10.1109/TPDS.2021.3065591.
- J174** M. Asgari, N. Dutt, A. M. Rahmani, "The Causality Inference of Public Interest in Restaurants and Bars on COVID-19 Daily Cases in the US: A Google Trends Analysis," *JMIR Public Health and Surveillance*. 2021 Apr 6;7(4):e22880. doi: 10.2196/22880.
- J175** Lai J, Rahmani A, Yunusova A, Rivera AP, Labbaf S, Hu S, Dutt N, Jain R, Borelli JL., "Using Multi-modal Assessments to Capture Personalized Contexts of College Student Well-being in 2020: A Case Study," *JMIR Formative Research*, 2021 Apr 13. doi: 10.2196/26186
- J176** Zahra Mousavi, Jocelyn Lai, Asal Yunusova, Alexander Rivera, Sirui Hu, Sina Labbaf, Salar Jafarlou, Nikil Dutt, Ramesh Jain, Amir Rahmani, Jessica Borelli, "193 Sleep Variability and Affect Dynamics Among College Students during COVID-19 Pandemic", *Sleep*, Volume 44, Issue Supplement_2, May 2021, Page A78, <https://doi.org/10.1093/sleep/zsab072.192>
- J177** S. Aqajari, R. Cao, E. Kasaeyan, M. Calderon, K. Zheng, N. Dutt, P. Liljeberg, S. Salantera, A. Nelson, and A. Rahmani, "Pain Assessment Tool with Electrodermal Activity for Post-Operative Patients: A Method Validation Study," *JMIR mHealth and uHealth*. Vol 9, No 5, May 2021. DOI: 10.2196/25258, PMID: 33949957
- J178** E. Kasaeyan, A. Subramanian, M. Calderon, K. Zheng, N. Dutt, P. Liljeberg, S. Salantera, A. Nelson, and A. Rahmani, "Pain recognition with ECG features in postoperative patients: A method validation study," *Journal of Medical Internet Research (JMIR)*, Vol 23, No 5, May 2021, DOI: 10.2196/25079
- J179** Sina Shahhosseini, Arman Anzanpour, Iman Azimi, Sina Labbaf, DongJoo Seo, Sung-Soo Lim, Pasi Liljeberg, Nikil Dutt, and Amir M. Rahmani, "Exploring Computation Offloading in IoT Systems," *Elsevier Journal of Information Systems (InfoSys)*, July 2021. DOI: <https://doi.org/10.1016/j.is.2021.101860>
- J180** Biswadip Maity, Bryan Donyanavard, Anmol Surhonne, Amir M. Rahmani, Andreas Herkersdorf, and Nikil Dutt, "SEAMS: Self-optimizing Runtime Manager for Approximate Memory Hierarchies," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Volume 20, Issue 5, July 2021 Article No.: 48, pp 1–26. DOI:<https://doi.org/10.1145/3466875>
- J181** T. Titirsha, S. Song, A. Das, J. Krichmar, N. Dutt, N. Kandasamy, and F. Catthoor, "Dynamic Reliability Management in Neuromorphic Computing" *ACM Journal on Emerging Technologies in Computing (JETC)*, Volume 17, Issue 4, Article 63, pp. 1-27, July 2021, Year, DOI: <https://doi.org/10.1145/3462330>
- J182** Yuqing Guo, Priscilla Kehoe, Pamela Pimentel, Julie Rousseau, Anna Axelin, Amir M. Rahmani, and Nikil Dutt, "Exercise and Stress in At-Risk Women during Pregnancy and Postpartum," *The American Journal of Maternal Child Nursing (MCN)*, July/August 2021 - Volume 46 - Issue 4 - p 217-222 DOI: 10.1097/NMC.0000000000000722
- J183** T. Zhang, B. Donyanavard, M. Seo, F. Kurdahi, and N. Dutt, "Predicting Failures in Embedded Systems using Long Short-Term Inference," *IEEE Embedded Systems Letters (IEEE-ESL)*, Volume: 13, Issue: 3, Sept. 2021, DOI: 10.1109/LES.2020.3007361
- J184** A. Balaji, S. Song, A. Das, J. Krichmar, N. Dutt, J. Shakelford, N. Kandasamy, and F. Catthoor, "Enabling Resource-Aware Compilation of Spiking Neural Networks to Neuromorphic Hardware," *IEEE Embedded Systems Letters (IEEE-ESL)*, Volume: 13, Issue: 3, Sept. 2021. DOI: 10.1109/LES.2020.3025873

- J185** B. Maity, S. Yi, D. Seo, L. Cheng, S.-S. Lim, J.-C. Kim, B. Donyanavard, and N. Dutt, "Chauffeur: Benchmark suite for design and end-to-end analysis of self-driving vehicles on embedded systems," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Special Issue ESWEEK 2021, CASES 2021, CODES + ISSS 2021 and EMSOFT, Volume 20, Issue 5s, October 2021, Article No.: 74, pp 1–22 . DOI:<https://doi.org/10.1145/3477005>
- J186** J. Park, S. Lim, and N. Dutt, "An Interpretable Machine Learning Model Enhanced Integrated CPU-GPU DVFS Governor," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Volume 20, Issue 6, November 2021, Article No.: 108, pp 1–28, DOI: <https://doi.org/10.1145/3470974>
- J187** Jimah T, Borg H, Kehoe P, Pimentel P, Turner A, Labbaf S, Asgari M, Rahmani A, Dutt N, Guo Y. "A Technology-Based Pregnancy Health and Wellness Intervention (Two Happy Hearts): Case Study." *JMIR Formative Research*. 2021;5(11):e3099. DOI:10.2196/30991
- J188** T. Le, J. Zhang, A. Nguyen, R. Torres, K. Vo, N. Dutt, J. Lee, Y. Ding, X. Xu, M. Lau, and H. Cao, "A novel wireless ECG system for prolonged monitoring of multiple zebrafish for heart disease and drug screening studies," *Biosensors and Bioelectronics*, Volume 197, 1 February 2022, DOI: 10.1016/j.bios.2021.113808
- J189** A. Rambo, B. Donyanavard, M. Seo, F. Maurer, T. Kadeed, C. de Melo, B. Maity, A. Surhonne, A. Herkersdorf, F. Kurdahi, N. Dutt, and R. Ernst, "The Self-Aware Information Processing Factory Paradigm for Mixed-Critical Multiprocessing," *IEEE Transactions on Emerging Topics in Computing (TETC)*, Volume 10, Issue 1, January-March 2022. DOI: 10.1109/TETC.2020.3011663
- J190** S. Rodrigues, A. Kanduri, A. Nyamathi, N. Dutt, P. Khargonekar, and A. Rahmani, "Digital Health-Enabled Community-Centered Care: A Scalable Model to Empower Future Community Health Workers utilizing Human-in-the-Loop Artificial Intelligence." *JMIR Formative Research*. Vol 6, No 4, April 2022. DOI: 10.2196/29535
- J191** Jimah T, Kehoe P, Borg H, Pimentel P, Rahmani A, Dutt N, Guo Y. "A Micro-level Analysis of Physiological Responses to COVID-19: Continuous Monitoring of Pregnant Women in California", *Frontiers in Public Health, section Infectious Diseases – Surveillance, Prevention and Treatment*, April 2022; 10: 808763. DOI: 10.3389/fpubh.2022.808763
- J192** Z. Mousavi, J. Lai, K. Simon, A. Rivera, A. Yusunova, S. Hu, S. Labbaf, S. Jafarlou, N. Dutt, R. Jain, A. Rahmani, and J. Borelli, "Sleep Patterns and Affect Dynamics Among College Students during COVID-19 Pandemic: An Intensive Longitudinal Study," *JMIR Formative Research*, Vol.6, No 8, August 2022. doi: 10.2196/33964, PMID: 35816447
- J193** Rahmani AM, Lai J, Jafarlou S, Azimi I, Yunusova A, Rivera AP, Labbaf S, Anzanpour A, Dutt N, Jain R and Borelli JL (2022), "Personal mental health navigator: Harnessing the power of data, personal models, and health cybernetics to promote psychological well-being." *Front. Digit. Health* 4:933587. doi: 10.3389/fdgh.2022.933587
- J194** Reich SM, Tulagan N, Dahlin M, Labaff S, Dutt N, Rahmani A. Pregnant in a Pandemic: Connecting Perceptions of Uplifts and Hassles to Mental Health. *Journal of Health Psychology*. 2022;0(0). doi:10.1177/13591053221120115S.
- J195** Huang Y, Pinto MD, Borelli JL, Asgari Mehrabadi M, Abraham HL, Dutt N, Lambert N, Nurmi EL, Chakraborty R, Rahmani AM, Downs CA. COVID Symptoms, Symptom Clusters, and Predictors for Becoming a Long-Hauler Looking for Clarity in the Haze of the Pandemic. *Clin Nurs Res*. 2022 Sep

24:10547738221125632. doi: 10.1177/10547738221125632. Epub ahead of print. PMID: 36154716; PMCID: PMC9510954.

- J196** Charles A Downs, Melissa D. Pinto, Yong Huang, Survivor Corps, Sarah A. El-Azab, Nathan S. Ramrakhiani, Anthony Barisano, Lu Yu, Kaitlyn Taylor, Alvaro Esperanca, Heather L. Abraham, Thomas Hughes, Maria Giraldo Herrera, Amir M. Rahmani, Nikil Dutt, Rana Chakraborty, Christian Mendiola, Natalie Lambert, "A distinct symptom pattern emerges for COVID-19 Long-Haul: A nationwide study", *Nature Scientific Reports*, 2022 Sep 23;12(1):15905. doi: 10.1038/s41598-022-20214-7. PMID: 36151129; PMCID: PMC9508141.
- J197** S. Shahhosseini, D. Seo, T. Hu, A. Kanduri, S. Lim, A. Rahmani, and N. Dutt, "Online Learning for Orchestration of Inference in Multi-User End-Edge-Cloud Networks," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Volume 21, Issue 6, Article No.: 73, pp. 1–25, November 2022 DOI: <https://doi.org/10.1145/352012>
- J198** S. Yi, T. Kim, J. Kim, and N. Dutt, "EASYR: Energy-Efficient Adaptive System Reconfiguration for Dynamic Deadlines in Autonomous Driving," *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Published:13 December 2022, DOI: <https://doi.acm.org?doi=3570503>

ACCEPTED AND TO APPEAR:

- J199** S. Jafarlou, A. Singh, J. Lai, Z. Mousavi, S. Labbaf, R. Jain, N. Dutt, J. Borelli, A. Rahmani., "Objective Prediction of Tomorrow's Affect Using Multi-Modal Physiological Data and Personal Chronicles: A Study of Monitoring College Student Well-being in 2020," *JMIR Formative Research*, 2022 under review DOI: [10.2196/preprints.39425](https://doi.org/10.2196/preprints.39425)
- J200** A. Balaji, P. Huynh, F. Catthoor, N. Dutt, J. Krichmar, and A. Das, "NeuSB: A Scalable Interconnect Architecture for Spiking Neuromorphic Hardware," *IEEE Transactions on Emerging Topics in Computing (TETC), Thematic Section on Memory-centric Designs: Processing-in-Memory, In-memory Computing, and Near-memory Computing for Real World Applications*, Under Review, Volume xx , Issue YY, Month, Year, DOI: [10.1109/TEHC.2022.3145678](https://doi.org/10.1109/TEHC.2022.3145678)

JOURNAL EDITORIALS

- JE1** A. C.-H. Wu and N.D. Dutt, Guest Editorial, Special Issue on the 11th International Symposium on System-Level Synthesis and Design (ISSS-98), *IEEE Transactions on VLSI Systems*, Vol. 8, No. 5, pp. 469-471, October 2000.
- JE2** N.D. Dutt, Editorial, *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 10, No. 1, pp. 1-2, January 2005.
- JE3** N.D. Dutt, Editorial, *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 11, No. 1, pp. 1-2, January 2006.
- JE4** N.D. Dutt, Editorial, *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 12, No. 2, April 2007.

- JE5** N.D. Dutt, Editorial, *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 13, No.1, January 2008.
- JE6** N.D. Dutt, Editorial, *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 13, No.2, April 2008.
- JE7** N.D. Dutt, Editorial, *ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES)*, Vol. 13, No.3, July 2008.
- JE8** N.D. Dutt and J. Teich, Guest Editorial, Special Issue on ESWEEK 2008, *Springer Journal of Design Automation for Embedded Systems*, 2009.
- JE9** C. J. Xue and N. Dutt, Guest Editorial, Special Section on Memory Architectures and Organization, *IEEE Embedded Systems Letters*, Vol. 4, No. 4, December 2012.
- JE10** R. Dick, L. Shang, and N. Dutt, Introduction to special section SCPS'09, *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 11, Issue 4, Article 74, December 2012.
- JE11** N. Dutt and M. Tahoori, Introduction to Special Issue on Cross-layer Dependable Embedded Systems, *ACM Transactions on Embedded Computing Systems (ACM-TECS)*, Vol. 13, Issue 4s, April 2014.
- JE12** A. Jantsch and N. Dutt, Special Issue on Self-Aware Systems-on-Chip, *IEEE Design & Test*, Vol. 34, Issue 6, December 2017.
- JE13** A. Jantsch and N. Dutt, Special Issue on Self-Aware Systems-on-Chip, *IEEE Design & Test*, Vol. 35, Issue 5, October 2018.
- JE14** N. Dutt, C. Regazzoni, B. Rinner, and X. Yao, Special Issue on Self-Awareness for Autonomous Systems, *Proceedings of the IEEE*, Volume: 108, Issue: 7, July 2020, DOI: 10.1109/JPROC.2020.2990784 .

REFEREED CONFERENCES AND WORKSHOPS WITH ARCHIVAL PROCEEDINGS

- C1** D.D. Gajski, N.D. Dutt and B.M. Pangrle, "Silicon Compilation: A Tutorial," *Proceedings of the IEEE Custom Integrated Circuits Conference*, Rochester, NY, May 1986 (reprinted as journal paper J1).
- C2** N.D. Dutt and D.D. Gajski, "Designer Controlled Behavioral Synthesis," *Proceedings of the ACM/IEEE 26th Design Automation Conference*, Las Vegas, NV, June 1989, pp. 754-757.
- C3** N.D. Dutt and D.D. Gajski, "EXEL: A Language for Interactive Behavioral Synthesis," *Proceedings of the IFIP/ACM Ninth International Symposium on Computer Hardware Description Languages (CHDL 89)*, Washington DC, June 1989, pp. 3-17.
(BEST PAPER AWARD)
- C4** N.D. Dutt, "LEGEND: A Language for Generic Component Library Description," *Proceedings of the IEEE 1990 International Conference on Computer Languages*, March 1990, pp. 198-207.

- C5 N.D. Dutt, T. Hadley and D.D. Gajski, "An Intermediate Representation for Behavioral Synthesis," *Proceedings of the ACM/IEEE 27th Design Automation Conference*, June 1990, pp. 14-19.
- C6 N.D. Dutt, "Generic Component Library Characterization for High Level Synthesis," *VLSI Design 91, The Fourth CSI/IEEE International Symposium on VLSI Design*, New Delhi, India, January 1991, pp. 5-10.
- C7 N.D. Dutt, J. Cho and T. Hadley, "A User Interface for Behavioral VHDL Modeling," *Proceedings of the IFIP/ACM Tenth International Symposium on Computer Hardware Description Languages (CHDL 91)*, Marseille, France, April 1991, pp. 375-390. **(BEST PAPER AWARD)**
- C8 N.D. Dutt and J.R. Kipps, "Bridging High Level Synthesis to RTL Technology Libraries," *Proceedings of the ACM/IEEE 28th Design Automation Conference*, June 1991, pp. 526-529.
- C9 H. Wang, N.D. Dutt and A. Nicolau, "Harmonic Scheduling of Linear Recurrences in Digital Filter Design," *Proceedings of the 1st European Design Automation Conference*, September 1992, pp. 396-401.
- C10 D.D. Gajski and N.D. Dutt, "Benchmarking and the Art of Synthesis Tool Comparison," *Proceedings IFIP Workshop on Control-Dominated Synthesis from a Register-Transfer Level Description*, September 1992, pp. 439-453. (Invited Paper).
- C11 R. Ang and N.D. Dutt, "Equivalent Design Representations and Transformations for Interactive Rescheduling," *Proceedings of International Conference on Computer-Aided Design (ICCAD-92)*, November 1992, pp. 332-335.
- C12 A. Capitanio, N.D. Dutt and A. Nicolau, "Partitioned Register Files for VLIWs: A Preliminary Analysis of Tradeoffs," *MICRO-25: The 25th Annual International Symposium on Microarchitecture*, Portland, OR, December 1992.
- C13 H. Wang, N.D. Dutt and A. Nicolau, "Optimal Scheduling of Recursive Digital Filters with Resource Constraints," *Proceedings of 1992 International Computer Symposium*, Taiwan, December 1992.
- C14 H. Wang, N.D. Dutt and A. Nicolau, "Harmonic Scheduling: A Technique for Scheduling Beyond Loop-Carried Dependencies," *Proceedings of VLSI Design 1993*, January 1993, pp. 198-201.
- C15 R. Ang and N.D. Dutt, "A Representation for the Binding of RT-Component Functionality to HDL Behavior," *Proceedings of the IFIP/ACM Eleventh International Conference on Hardware Description Languages (CHDL 93)*, Ottawa, Canada, April 1993, pp. 263-280.
- C16 H. Wang, N.D. Dutt, A. Nicolau and K.S. Siu, "High-Level Synthesis of Scalable Architectures for IIR Filters Using Multichip Modules," *Proceedings of the ACM/IEEE 30th Design Automation Conference*, June 1993, pp. 336-342.
- C17 H. Wang, N.D. Dutt and A. Nicolau, "MCM-Based Architectural Synthesis of IIR Digital Filters," *Proceedings of the Conference on CAD/Graphics 93*, Beijing, China, 1993.
- C18 H. Wang, N.D. Dutt and A. Nicolau, "Regular Schedules for Scalable Design of IIR Filters," *Proceedings of the 2nd European Design Automation Conference*, September 1993. Acceptance Ratio: 35%.
- C19 C. Ramachandran, P.K. Jha, F. Kurdahi and N.D. Dutt, "Towards More Realistic Physical Design Models for High-Level Synthesis," *Proceedings of ICVC-93*, November 1993.

- C20 N.D. Dutt and P.K. Jha, "RT Component Sets for High-Level Design Applications," *The 1st IEEE Asia Pacific Conference on Hardware Description Languages, Standards and Applications*, Brisbane, Australia, December 1993, pp. 43-54.
- C21 D. Kolson, N.D. Dutt and A. Nicolau, "Ultra-Fine Grain Template Driven Synthesis," *Proceedings of VLSI Design 1994*, January 1994, pp. 25-28. Acceptance Ratio: 90/167 = 53%.
- C22 P.K. Jha and N.D. Dutt, "Rapid Technology Projection for High-Level Synthesis," *Proceedings of VLSI Design 1994*, January 1994, pp. 155-158. Acceptance Ratio: 90/167 = 53%.
- C23 P.K. Jha, C. Ramachandran, N.D. Dutt and F. Kurdahi, "An Empirical Study in the Effects of Physical Design in High-Level Synthesis," *Proceedings of VLSI Design 1994*, January 1994, pp. 11-16. Acceptance Ratio: 90/167 = 53%.
- C24 R. Ang and N.D. Dutt, "An Algorithm for the Allocation of Functional Units from Realistic Libraries," *Proceedings of the Seventh International Symposium on High-Level Synthesis (HLSS94)*, May 1994, pp. 164-169. Acceptance Ratio: 26/67 = 38%.
- C25 S. Parameswaran, P.K. Jha and N.D. Dutt, "Resynthesizing Controllers for Minimum Execution Time," *The 2nd Asia Pacific Conference on Hardware Description Languages*, Toyohashi, Japan, October 1994.
- C26 D. Kolson, N.D. Dutt and A. Nicolau, "Minimization of Memory Traffic in High-Level Synthesis," *Proceedings of the 31st ACM/IEEE Design Automation Conference*, June 1994, pp. 149-154. Acceptance Ratio: 116/450 = 25.7%.
- C27 A. Capitanio, N.D. Dutt and A. Nicolau, "Allocation of Multiple Register Files for VLIW Architectures," *Proceedings of the 1994 International Conference on Parallel Processing*, August 1994.
- C28 D. Kolson, A. Nicolau and N.D. Dutt, "Integrating Program Transformations in the Memory-Based Synthesis of Image and Video Algorithms," *Proceedings of the 1994 International Conference on Computer-Aided Design (ICCAD-94)*, November 1994, pp. 27-30. Acceptance Ratio: 25%.
- C29 S. Oum, F. Kurdahi and N.D. Dutt, "Comprehensive Lower Bound Estimation from Behavioral Descriptions," *Proceedings of the 1994 International Conference on Computer-Aided Design (ICCAD-94)*, November 1994, pp. 182-187. Acceptance Ratio: 25%.
- C30 P. Conradi and N.D. Dutt, "A Compound Information Model for High-Level Synthesis," *Proceedings of the 4th International IFIP 10.5 Working Conference on Electronic Design Automation Frameworks (EDAF-94)*, December 1994, pp. 189-198.
- C31 F. Onion, A. Nicolau and N.D. Dutt, "Incorporating Compiler Feedback into the Design of ASIPs," *Proceedings of the 1995 European Design and Test Conference (ED&TC 1995)*, March 1995, pp. 508-513. Acceptance Ratio: 28%.
- C32 P.K. Jha and N.D. Dutt, "Design Reuse through High-Level Library Mapping," *Proceedings of the 1995 European Design and Test Conference (ED&TC 1995)*, March 1995, pp. 345-350. Acceptance Ratio: 28%.
- C33 S. Parameswaran, P.K. Jha and N.D. Dutt, "Reclocking for High-Level Synthesis," *The First Asia-Pacific Design Automation Conference (ASPDAC-95)*, Tokyo, Japan, August 1995.
- C34 D. Kolson, A. Nicolau, N.D. Dutt and K. Kennedy, "Optimal Register Assignment to Loops for Embedded Code Generation," *Proceedings of the 1995 International Symposium on System Synthesis*, September 1995.

- C35 F. Kurdahi, S. Ohm, N.D. Dutt and M. Xu, "A Comprehensive Estimation Technique for High-Level Synthesis," *Proceedings of the 1995 International Symposium on System Synthesis*, September 1995, pp. 122-127.
- C36 P.R. Panda and N.D. Dutt, "The 1995 High-Level Synthesis Design Repository," *Proceedings of the 1995 International Symposium on System Synthesis*, September 1995, pp. 170-174. *Invited Paper*.
- C37 P.R. Panda and N.D. Dutt, "Reducing Address Bus Transitions for Low Power Memory Mapping," *Proceedings of the 1996 European Design & Test Conference (ED&TC)*, March 1996.
- C38 D. Kolson, A. Nicolau, N.D. Dutt and K. Kennedy, "A Method for Register Allocation to Loops in Multiple Register File Architectures," *Proceedings of the 1996 International Conference on Parallel Processing (IPPS'96)*, April 1996.
- C39 T. Hironaka, A. Halambi, A. Nicolau and N.D. Dutt, "Speculative Execution by Compiler Supported Hardware Branch Prediction," *Proceedings of 1996 IPSJ ARC, Proceedings of CPSY'96*, Ritsumeikan, Japan, May 1996.
- C40 P.R. Panda and N.D. Dutt, "Low-Power Mapping of Behavioral Arrays to Multiple Memories," *Proceedings of the 1996 International Symposium on Low Power Electronics and Design*, August 1996
- C41 P.R. Panda, N.D. Dutt and A. Nicolau, "Memory Organization for Improved Data Cache Performance in Embedded Processors," *Proceedings of the 1996 International Symposium on System Synthesis*, November 1996. Acceptance Ratio: 23/80=28.75%.
- C42 P.R. Panda and N.D. Dutt, "Behavioral Array Mapping into Multiport Memories Targeting Low Power," *Proceedings of VLSI Design 1997*, January 1997. Acceptance Ratio: 75/155 = 48.38%.
- C43 P.K. Jha and N.D. Dutt, "Library Mapping for Memories," *Proceedings of the 1997 European Design and Test Conference (ED&TC 1997)*, March 1997.
- C44 P.R. Panda, N.D. Dutt and A. Nicolau, "Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications," *Proceedings of the 1997 European Design and Test Conference (ED&TC 1997)*, March 1997.
- C45 P. Panda, H. Nakamura, N.D. Dutt and A. Nicolau, "Improving Cache Performance through Tiling and Data Alignment," *Proceedings of the 4th International Symposium on Solving Irregularly Structured Problems in Parallel*, June 11-13, 1997. (*Invited Paper*, Reprinted as BC7).
- C46 P.R. Panda, N.D. Dutt and A. Nicolau, "Architectural Exploration and Optimization of Local Memory in Embedded Systems," *Proceedings of the 1997 International Symposium on System Synthesis (ISSS'97)*, September 1997.
- C47 N.D. Dutt, "Memory Organization and Exploration for Embedded Systems-on-Silicon," *Proceedings of the 1997 International Conference on VLSI and CAD (ICVC'97)*, October 1997 (*Invited Paper*).
- C48 P.R. Panda, H. Nakamura, N.D. Dutt and A. Nicolau, "Data Alignment for Improved Data Cache Performance," *Proceedings of the International Conference on Computer Design*, Austin, TX, October, 1997
- C49 N.D. Dutt, S. Malik, L. Augusteijn, B. Fu, A. Nicolau and C. Polychronopoulos, "If Software is King for Systems-on-Silicon, What's New in Compilers?," *Proceedings of the International Conference on Computer Design*, Austin, TX, October, 1997.

- C50 P.R. Panda, N.D. Dutt and A. Nicolau, "Exploiting Off-Chip Memory Access Modes in High-Level Synthesis," *Proceedings of the 1997 International Conference on Computer-Aided Design (ICCAD-97)*, November 1997.
- C51 P.R. Panda, N.D. Dutt and A. Nicolau, "Data Cache Sizing for Embedded Processor Applications," *Proceedings of the 1998 Design, Automation and Test in Europe Conference (DATE-98)*, February 1998.
- C52 P. Grün, F. Balasa and N.D. Dutt, "Memory Size Estimation for Multimedia Applications," *Proceedings of the 6th International Workshop on Hardware/Software Co-Design (CODES/CASHE'98)*, Seattle, WA, March 15-18, 1998. Acceptance Ratio: 24/66 = 36.36%.
- C53 D. Kolson, A. Nicolau and N.D. Dutt, "Copy Elimination for Parallelizing Compilers," *Proceedings of LCPC'98: The 11th International Workshop on Languages and Compilers for Parallel Computing*, August 1998 (Reprinted as BC8).
- C54 A. Khare, P.R. Panda, N.D. Dutt and A. Nicolau, "High-Level Synthesis with Synchronous DRAMs," *Proceedings of SASIMI'98: The Eighth Workshop on Synthesis and System Integration of Mixed Technologies*, October 1998. (Refereed by Program Committee).
- C55 N.D. Dutt and A. Nicolau, "Supporting Architectural Exploration of Embedded Systems-on-Chip through Software Toolkit Generation," *Proceedings of SASIMI'98: The Eighth Workshop on Synthesis and System Integration of Mixed Technologies*, October 1998 (Invited Paper).
- C56 A. Halambi, P. Grün, V. Ganesh, A. Khare, N.D. Dutt and A. Nicolau, "EXPRESSION: A Language for Architectural Exploration through Compiler/Simulator Retargetability," *Proceedings of the 1999 Design, Automation and Test in Europe Conference (DATE-99)*, March 1999.
Reprinted in "The Most Influential Papers of 10 Years of DATE" System Level Design Track, published by Springer 2008.
- C57 A. Khare, N. Savoiu, A. Halambi, P. Grün, N.D. Dutt and A. Nicolau, "V-SAT: A Visual Specification and Analysis Tool for System-on-Chip Exploration," *Proceedings of the 1999 Digital System Workshop, Euromicro '99*, September 1999.
- C58 H. Tomiyama, A. Halambi, P. Grün, N.D. Dutt and A. Nicolau, "Architectural Description Languages for Systems-on-Chip Design," *Proceedings of the 1999 Asia Pacific Conference on Chip Design Languages (APChDL'99)*, October 1999.
- C59 A. Halambi, H. Tomiyama, P. Grün, N.D. Dutt and A. Nicolau, "Automatic Software Toolkit Generation for Embedded Systems-on-Chip," *Proceedings of the 1999 International Conference on VLSI and CAD (ICVC'99)*, October 1999 (Invited Paper).
- C60 H. Tomiyama, A. Halambi, P. Grün, N.D. Dutt and A. Nicolau, "Modeling and Verification of Processor Pipelines in SOC Design Exploration," *Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT'99)*, November 1999.
- C61 P. Grün, A. Halambi, N.D. Dutt and A. Nicolau, "RTGEN: An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions," *Proceedings of the 1999 International Symposium on System Synthesis (ISSS99)*, November 1999.
- C62 F. Catthoor, N. Dutt and C. Kozyrakis, "Hot Topic Session: How to Solve the Current Memory Access and Data Transfer Bottlenecks: at the Processor Architecture or at the Compiler Level?," *Proceedings of the 2000 Design, Automation and Test in Europe Conference (DATE-2000)*, March 2000. (Invited Paper)

- C63 A. Halambi, R. Cornea, P. Grun, N. Dutt and A. Nicolau, "Architecture Exploration of Parameterizable EPIC SOC Architectures," *Proceedings of the 2000 Design, Automation and Test in Europe Conference (DATE-2000)*, March 2000. (Poster Paper)
- C64 A. Datta, S. Choudhury, A. Basu, H. Tomiyama, and N. Dutt, "Task Layout Generation to Minimize Cache Miss Penalty for Preemptive Real Time Tasks: An ILP Approach," *Proc. of 9th Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI 2000)*, pp. 202--208, Kyoto, Japan, April 2000.
- C65 H. Tomiyama and N. Dutt, "Program Path Analysis to Bound Cache-Related Preemption Delay in Preemptive Real-Time Systems," *Proc. of the 8th International Workshop on Hardware/Software Codesign (CODES2000)*, pp. 67--71, San Diego, CA, USA, May 2000.
- C66 P. Grun, N. Dutt and A. Nicolau, "Memory aware compilation through accurate timing extraction," *Proceedings of the 37th Design Automation Conference (DAC-2000)*, June 2000.
- C67 L. Nachtergaele, V. Tiwari and N. Dutt, "System and Architecture-level Power Reduction of Microprocessor-based Communication and Multi-media Applications," embedded tutorial in *Proceedings of the International Conference on Computer-Aided Design 2000 (ICCAD-2000)*, November 2000.
- C68 P. Grun, N. Dutt and A. Nicolau, "MIST: An Algorithm for Memory Miss Traffic Management," *Proceedings of the International Conference on Computer-Aided Design 2000 (ICCAD-2000)*, November 2000.
- C69 H. Tomiyama, T. Yoshino and N. Dutt, "Verification of In-Order Execution in Processor Pipelines," *Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT'00)*, November 2000.
- C70 P. Mishra, P. Grun, N. Dutt and A. Nicolau, "Processor-Memory Co-Exploration," *Proceedings of the VLSI Design 2001 Conference*, January 2001.
- C71 A. Datta, S. Choudhury, A. Basu, H. Tomiyama, and N. Dutt, "Satisfying Timing Constraints of Preemptive Real-Time Tasks through Task Layout Techniques," *Proceedings of the VLSI Design 2001 Conference*, January 2001.
- C72 N. Dutt, A. Nicolau, H. Tomiyama and A. Halambi, "New Directions in Compiler Technology for Embedded Systems," *Proc. Asia and South Pacific Design Automation Conference (ASP-DAC 2001)*, Yokohama, Japan, January 2001.
- C73 A. Azevedo, R. Cornea, I. Issenin, R. Gupta, A. Nicolau and N. Dutt, "Architectural and Compiler Strategies for Dynamic Power Management in the COPPER Project," *Proceedings of the IWIA*, January 2001.
- C74 P. Grun, N. Dutt and A. Nicolau, "Access Pattern based Local Memory Customization for Low Power Embedded Systems," *Proceedings of the 2001 Design, Automation and Test in Europe Conference (DATE-2001)*, March 2001.
- C75 S. Gupta, N. Savoiu, S. Kim, N.D. Dutt, R.K. Gupta and A. Nicolau, "Speculation Techniques for High-Level Synthesis of Control Intensive Designs," *Proceedings of the 38th DAC*, June 2001.
- C76 M. Mamidipaka, D. Hirschberg, N.D. Dutt, "Low Power Address Encoding using Self-Organizing Lists," *Proceedings of ISLPED-01*, August 2001.

- C77 P. Grun, N. Dutt and A. Nicolau, "APEX: Access Pattern Based Memory Exploration," *Proceedings of the 2001 International Symposium on System Synthesis (ISSS-2001)*, pp. 25-32, October 2001.
- C78 S. Gupta, N. Savoiu, N.D. Dutt, R.K. Gupta and A. Nicolau, "Conditional Speculation and its Effects on Performance and Area for High-Level Synthesis," *Proceedings of the 2001 International Symposium on System Synthesis (ISSS-2001)*, pp. 171-176, October 2001.
- C79 P.Mishra, J. Astrom, N.D. Dutt, A. Nicolau, "Functional Abstraction Driven Design Space Exploration of Heterogeneous Programmable Architectures," *Proceedings of the 2001 International Symposium on System Synthesis (ISSS-2001)*, pp. 256-261, October 2001.
- C80 P. Mishra, F. Rousseau, N. Dutt, A. Nicolau, "Architecture Description Language Driven Design Space Exploration in the Presence of Coprocessors," *Proceedings of the 10th Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI 2001)*, October 2001.
- C81 P. Mishra, N. Dutt, A. Nicolau, "Automatic Validation of Pipeline Specifications," *Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT'01)*, pp. 9-13, November 2001.
- C82 P. Mishra, H. Tomiyama, A. Halambi, P. Grun, N. Dutt, A. Nicolau, "Automatic Modeling and Validation of Pipeline Specifications driven by an Architecture Description Language," *Proceedings of ASPDAC-2002/VLSI Design 2002*, pp. 458-463, January 2002.
- C83 P. Mishra, H. Tomiyama, N.D. Dutt and A. Nicolau, "Automatic Verification of In-order Execution in Microprocessors with Fragmented Pipelines and Multicycle Functional Units," *Proceedings of the 2002 Design, Automation and Test in Europe Conference (DATE-2002)*, pp. 36-43, March 2002.
- C84 A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum and A. Nicolau, "Profile-based Dynamic Voltage Scheduling using Program Checkpoints," *Proceedings of the 2002 Design, Automation and Test in Europe Conference (DATE-2002)*, pp. 168-175, March 2002.
- C85 A. Halambi, A. Shrivastava, P. Biswas, N. Dutt, and A. Nicolau, "An Efficient Compiler Technique for Code Size Reduction using Reduced Bit-width ISAs," *Proceedings of the 2002 Design, Automation and Test in Europe Conference (DATE-2002)*, pp. 402-408, March 2002
- C86 P. Grün, N. Dutt, and A. Nicolau, "Memory System Connectivity Exploration," *Proceedings of the 2002 Design, Automation and Test in Europe Conference (DATE-2002)*, pp. 894-901, March 2002
- C87 S. Gupta, N. Savoiu, N.D. Dutt, R.K. Gupta, A. Nicolau, T. Kam, M. Kishinevsky, S. Rotem, "Coordinated Transformations For High-Level Synthesis Of High Performance Microprocessor Blocks," *Proceedings of the 39th DAC*, June 2002, pp. 898-903.
- C88 A. Halambi, A. Shrivastava, P. Biswas, N. Dutt, and A. Nicolau, "A Design Space Exploration Framework for Reduced Bit-width Instruction Set Architecture (rISA) Design," *Proceedings of the 2002 International Symposium on System Synthesis (ISSS-2002)*, pp. 120-125, Kyoto, Japan, October 2002.
- C89 M. Mamidipaka, N. Dutt, and D. Hirschberg, "Efficient Power Reduction Techniques for Time Multiplexed Address Buses," *Proceedings of the 2002 International Symposium on System Synthesis (ISSS-2002)*, pp. 207-212, Kyoto, Japan, October 2002.
- C90 S. Gupta, N. Savoiu, N.D. Dutt, R.K. Gupta and A. Nicolau, "Dynamic Common Sub-Expression Elimination during Scheduling in High-Level Synthesis," *Proceedings of the 2002 International Symposium on System Synthesis (ISSS-2002)*, pp. 261-266, Kyoto, Japan, October 2002.

- C91** P. Mishra and N. Dutt, "Automatic Functional Test Program Generation for Pipelined Processors using Model Checking," *Proceedings of the High Level Design Validation and Test (HLDVT)*, Cannes, France, , pp. 99-103, October, 2002.
- C92** J. Lee, K. Choi and N.D. Dutt, "Mapping Loops on Coarse-Grain Reconfigurable Architectures using Memory Operation Sharing," *Proceedings of the 1st Workshop on Application Specific Processors (WASP-1)*, Istanbul, Turkey, November 2002.
- C93** J. Lee, K. Choi and N.D. Dutt, "Efficient Instruction Encoding for Automatic Instruction Set Design of Configurable ASIPs," *Proceedings of the International Conference on Computer-Aided Design 2002 (ICCAD-2002)*, pp. 649-654, November 2002.
- C94** P.R. Panda and N.D. Dutt, "Memory Architecture Exploration for Embedded Systems," *Proceedings of the 9th International Conference on High Performance Computing (HiPC02)*, December 2002.
- C95** M. Mamidipaka, K. Khouri and N.D. Dutt, "A Methodology for Accurate Modeling of Energy Dissipation in Array Structures," *Proceedings of VLSI Design 2003*, January 2003.
- C96** S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, "SPARK: A High-Level Synthesis Framework for Applying Parallelizing Compiler Transformations," *Proceedings of VLSI Design 2003*, January 2003.
(BEST PAPER AWARD)
- C97** M. Mamidipaka and N.D. Dutt, "On-chip Stack based Memory Organization for Low Power Embedded Architectures," *Proceedings of the 2003 Conference on Design Automation and Test in Europe (DATE-2003)*, Germany (2003).
- C98** S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, "Dynamic Conditional Branch Balancing during the High-Level Synthesis of Control-Intensive Design," *Proceedings of the 2003 Conference on Design, Automation and Test in Europe (DATE 2003)*, March 2003.
- C99** R. Cornea, N. D. Dutt, R. K. Gupta, I. Krüger, A. Nicolau, D. Schmidt, S.K. Shukla, "FORGE: A Framework for Optimization of Distributed Embedded Systems Software," *Proceedings of the 17th IEEE/ACM International Parallel and Distributed Processing Symposium (IPDPS 2003)* : 208
- C100** M. Reshadi, P. Mishra, and N.D. Dutt, "Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction Set Simulation," *Proceedings of Design Automation Conference 2003 (DAC 2003)*, Anaheim, USA, June 2003.
- C101** J. Lee, K. Choi, and N.D. Dutt, "An Algorithm For Mapping Loops Onto Coarse-Grained Reconfigurable Architectures," *Proceedings of the ACM 2003 Languages, Compilers, and Tools for Embedded Systems (LCTES-03)*, pp. 183-188, San Diego, USA, June 2003.
- C102** P. Mishra, A. Kejariwal, and N.D. Dutt, "Rapid Exploration of Pipelined Processors through Automatic Generation of RTL Models," *Proceedings of the IEEE 2003 Rapid Systems Prototyping Workshop (RSP-2003)*, pp. 226-232, San Diego, USA, June 2003.
- C103** J. Lee, K. Choi, and N.D. Dutt, "Evaluating Memory Architectures for Media Applications on Coarse-Grained Reconfigurable Architectures," *Proceedings of IEEE 14th International Conference on Application-specific Systems, Architectures and Processors (ASAP-2003)*, The Hague, Holland, June 2003.
- C104** J. Lee, K. Choi, and N.D. Dutt, "Energy-Efficient Instruction Set Synthesis for Application Specific Processors," *Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED-2003)*, Seoul, Korea, pp. 330-333, August 2003.

- C105** P. Mishra and N.D. Dutt, "A Framework for Validation of Programmable Embedded Systems driven by an Architecture Description Language," *Proceedings of the 4th IEEE International Workshop on Microprocessor Testing and Verification (MTV-2003)*, Austin, TX, June 2003.
- C106** M. Reshadi, N. Bansal, P. Mishra, and N.D. Dutt, "An Efficient Retargetable Framework for Instruction-Set Simulation", *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS)*, pp. 13-18, Newport Beach, California, USA, October 1-3, 2003.
(BEST PAPER AWARD)
- C107** M. Luthra, S. Gupta, N.D. Dutt, R.K. Gupta, A. Nicolau, *Interface Synthesis using Memory Mapping for an FPGA Platform*," *International Conference on Computer Design (ICCD)*, October 2003.
- C108** M. Reshadi and N.D. Dutt, "Reducing Compilation Time Overhead in Compiled Simulators," *International Conference on Computer Design (ICCD)*, October 2003.
- C109** P. Biswas and N.D. Dutt, "Reducing Code Size for Heterogeneous-Connectivity-Based VLIW DSPs through Synthesis of Instruction Set Extensions," *Proc. Of the 2003 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES-2003)*, Oct 30-Nov 1, 2003, San Jose, CA.
- C110** S. Mohapatra, R. Cornea, N.D. Dutt, A. Nicolau, and N. Venkatasubramanian, " Integrated Power Management for Video Streaming to Mobile Handheld Devices," *ACM Multimedia '03 (Systems Track) (ACM SIGMM -03)*, Berkeley, CA, 02-08 November 2003.
- C111** M. Mamidipaka, K. Khouri, N. D. Dutt, and M. Abadir," IDAP: A Tool for High Level Power Estimation of Custom Array Structures," *Proc. of Int'l Conference on Computer Aided Design (ICCAD)*, San Jose, CA November 2003.
- C112** S. Gupta, M. Luthra, N.D. Dutt, R.K. Gupta, A. Nicolau, "Hardware and Interface Synthesis of FPGA Blocks using Parallelizing Code Transformations *International Conference on Parallel and Distributed Computing and Systems*, November 2003. (Invited Talk)
- C113** M. Buss, T. Givargis and N.D. Dutt, "Exploring Efficient Operating Points for Voltage Scaled Embedded Processor Cores," *Proceedings of the 24th IEEE International Real-Time Systems Symposium (RTSS 2003)*, December 3-5, 2003, Cancun, Mexico.
- C114** P. Mishra, A. Kejariwal, and N.D. Dutt, Synthesis-driven Exploration of Pipelined Embedded Processors, *Proceedings of the 2004 International Conference on VLSI Design*, Mumbai, India, January 5-9, 2004.
- C115** A. Shrivastava and N.D. Dutt, "Energy Efficient Code Generation Exploiting Reduced Bit-width Instruction Set Architectures," *Proceedings of ASPDAC-2004*, January 2004.
- C116** S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, "Loop Shifting and Compaction for the High-Level Synthesis of Designs with Complex Control Flow," *Proceedings of the 2004 Conference on Design, Automation and Test in Europe (DATE 2004)*, February 2004.
- C117** P. Mishra and N.D. Dutt, "Graph-Based Functional Test Program Generation for Pipelined Processors," *Proceedings of the 2004 Conference on Design, Automation and Test in Europe (DATE 2004)*, February 2004.
- C118** I. Issenin, E. Brockmeyer, M. Miranda and N.D. Dutt, "Data Reuse Analysis Techniques for Software-Controlled Memory Hierarchies," *Proceedings of the 2004 Conference on Design, Automation and Test in Europe (DATE 2004)*, February 2004.

- C119** A. Gordon-Ross, F. Vahid and N.D. Dutt, "Automatic Tuning of Two-Level Caches to Embedded Applications" *Proceedings of the 2004 Conference on Design, Automation and Test in Europe (DATE 2004)*, February 2004.
- C120** N. Bansal, S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, "Towards Network Topology Exploration of Mesh-Based Coarse-Grained Reconfigurable Architectures," *Proceedings of the 2004 Conference on Design, Automation and Test in Europe (DATE 2004)*, February 2004.
- C121** H. van Antwerpen, N.D. Dutt, R. Gupta, S. Mohapatra, C. Pereira, N. Venkatasubramanian, and R. von Vignau, "Energy-Aware System Design for Wireless Multimedia," *Proceedings of the 2004 Conference on Design, Automation and Test in Europe (DATE 2004)*, February 2004.
- C122** S. Banerjee and N.D. Dutt, "FIFO Power Optimization for On-Chip Networks," *Proceedings of the International Great Lakes VLSI Conference (GLVLSI-2004)*, Boston, April 2004.
- C123** S. Pasricha, N.D. Dutt, and M. Ben-Romdhane, "Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration," *Proceedings of the Design Automation Conference 2004 (DAC 2004)*, San Diego, CA, June 2004.
- C124** P. Biswas, L. Pozzi, K. Atasu, V. Choudhary, P. Ienne, and N.D. Dutt, "Introduction of Local Memory Elements in Instruction Set Extensions," *Proceedings of the Design Automation Conference 2004 (DAC 2004)*, San Diego, CA, June 2004.
- C125** A. Kejariwal, S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, "Proxy-based Partitioning of Watermarking Algorithms for Reducing Energy Consumption in Mobile Devices," *Proceedings of the Design Automation Conference 2004 (DAC 2004)*, San Diego, CA, June 2004.
- C126** N. Bansal, S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, "Interconnect-Aware Mapping of Applications to Coarse-Grained Reconfigurable Architectures," *Proceedings of the 2004 Conference on Field Programmable Logic (FPL 2004)*, August 2004.
- C127** N. Dutt and P. Mishra, "Functional Validation of Processors," *Proceedings of the 2004 EuroMicro Digital System Design Conference (DSD 2004)*, August 2004. (Invited Keynote Paper)
- C128** S. Pasricha, N. Dutt, M. Ben-Romdhane, "Fast Exploration of Bus-based On-chip Communication Architectures", *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2004)*, Sep 8-10 2004.
- C129** M. Mamidipaka, K. Khouri, N. Dutt, and M. Abadir, "Analytical Models for Leakage Power Estimation of Memory Array Structures," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2004)*, Sep 8-10 2004.
- C130** S. Banerjee and N. Dutt, "Efficient search space exploration for HW-SW Partitioning," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2004)*, Sep 8-10 2004.
- C131** A. Shrivastava, E. Earlie, N. Dutt, A. Nicolau, "Operation Tables for Scheduling in the presence of Incomplete Bypassing," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2004)*, Sep 8-10 2004.

- C132** P. Mishra, N. Dutt, and Y. Kashai, "Functional Verification of Pipelined Processors: A Case Study," *Proceedings of the 5th IEEE International Workshop on Microprocessor Testing and Verification (MTV-2004)*, Austin, TX, Sep. 9-10 2004.
- C133** J. Seo and N.D. Dutt, "A Generalized Technique for Energy-efficient Operating Voltage Set-up in Dynamic Voltage Scaled Processors," *Proceedings of ASPDAC-2005*, January 2005.
- C134** S. Pasricha, N.D. Dutt, and M. Ben-Romdhane "Automated Throughput-Driven Synthesis of Bus-Based Communication Architectures," *Proceedings of ASPDAC-2005*, January 2005.
- C135** A. Shrivastava, E. Earlie, N. Dutt, A. Nicolau, "PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors" *Proceedings of the 2005 Conference on Design, Automation and Test in Europe (DATE 2005)*, March 2005.
- C136** Partha Biswas, Sudarshan Banerjee, Nikil Dutt, Laura Pozzi, and Paolo Ienne, "ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement," *Proceedings of the 2005 Conference on Design, Automation and Test in Europe (DATE 2005)*, March 2005.
- C137** P. Mishra and N.D. Dutt, "Functional Coverage Driven Test Generation for Validation of Pipelined Processors," *Proceedings of the 2005 Conference on Design, Automation and Test in Europe (DATE 2005)*, March 2005.
- C138** I. Issenin and N.D. Dutt, "FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations," *Proceedings of the 2005 Conference on Design, Automation and Test in Europe (DATE 2005)*, March 2005.
- C139** M. Reshadi and N.D. Dutt, "Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation ," *Proceedings of the 2005 Conference on Design, Automation and Test in Europe (DATE 2005)*, March 2005.
- C140** S. Mohapatra, R. Cornea, H. Oh, K. Lee, M. Kim, N. Dutt, R.Gupta, A. Nicolau, S. Shukla, N.Venkatasubramanian, "A Cross-Layer Approach for Power-Performance Optimization in Distributed Mobile Systems," *Proceedings of the 19th IEEE/ACM International Parallel and Distributed Processing Symposium (IPDPS 2005)*, April 2005.
- C141** L. Cheng, S. Bossi, S. Mohapatra, M. El Zarki, N. Venkatasubramanian, and N.D. Dutt, "Quality Adapted Backlight Scaling (QABS) for Video Streaming to Mobile Handheld Devices," in *Proceedings of the 4th International Conference on Networking (ICN 2005)*, April 2005. (Also published as BC16.)
- C142** A. Gordon-Ross, F. Vahid and N.D. Dutt, "A First Look at the Interplay of Code Reordering and Configurable Caches" *Proceedings of the IEEE/ACM 2005 Great Lakes Symposium on VLSI (GLSVLSI 2005)*, April 2005.
- C143** M. Kim, H. Oh, N. Dutt, A. Nicolau, N.Venkatasubramanian, "Probability-based Power Aware Error Resilient Coding," *Proceedings of the First International Workshop on Services and Infrastructures for the Ubiquitous and Mobile Internet (SIUMI'05)*, June 2005.
- C144** S. Pasricha, N.D. Dutt, E. Bozorgzadeh, and M. Ben-Romdhane, "Floorplan-aware Automated Synthesis of Bus-based Communication Architectures," *Proceedings of the Design Automation Conference 2005 (DAC 2005)*, Anaheim, CA, June 2005.
(BEST PAPER AWARD NOMINATION)

- C145** S. Banerjee, E. Bozorgzadeh, and N.D. Dutt, "Physically-aware HW-SW Partitioning for Reconfigurable Architectures with Partial Dynamic Reconfiguration," *Proceedings of the Design Automation Conference 2005 (DAC 2005)*, Anaheim, CA, June 2005.
- C146** K. Lee, N. Dutt, and N.Venkatasubramanian, "An Experimental Study on Energy Consumption of Video Encryption for Mobile Handheld Devices" *IEEE International Conference on Multimedia & Expo (ICME 2005)*, Amsterdam, The Netherlands, July 2005.
- C147** S. Pasricha, N.D. Dutt and M. Ben-Romdhane,, "Using TLM for Exploring Bus-based SoC Communication Architectures," *Proceedings of IEEE 16th International Conference on Application-specific Systems, Architectures and Processors (ASAP-2005)*, Greece, July 2005.
- C148** A. Gordon-Ross, F. Vahid and N.D. Dutt, "Fast Configurable-Cache Tuning with a Unified Second-Level Cache," *Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED-2005)*, San Diego, CA, August 2005.
- C149** A. Shrivastava, E. Earlie, N. Dutt, A. Nicolau, "Aggregating Processor Free Time for Energy Reduction," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2005)*, September 2005.
- C150** H. Oh, S. Ha and N. Dutt, "Shift Buffering Technique for Automatic Code Synthesis from Synchronous Dataflow Graphs," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2005)*, September 2005.
- C151** A. Kejariwal, S. Gupta, A. Nicolau, N. Dutt, and R. Gupta and "Energy Analysis of Multimedia Watermarking on Mobile Handheld Devices," *Proceedings of the IEEE 2005 3rd Workshop on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2005)*, New York, September 2005.
- C152** A. Shrivastava, I. Issenin and N.D. Dutt, "Compilation Techniques for Energy Reduction In Horizontally Partitioned Cache Architectures," *Proc. Of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES-2005)*, San Francisco, CA, September 2005.
- C153** H. Oh, N. Dutt and S. Ha, "Single Appearance Schedule with Dynamic Loop Count for Minimum Data Buffer from Synchronous Dataflow Graphs," *Proc. Of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES-2005)*, San Francisco, CA, September 2005.
- C154** B. Kahne, A. Gupta, P. Wilson and N. Dutt, "An Introduction to the Plasma Language," *Proceedings of the 6th IEEE International Workshop on Microprocessor Testing and Verification (MTV-2005)*, Austin, TX, Nov. 3-4 2005.
- C155** J. Seo and N. D. Dutt, "Optimal Integration of Inter-Task and Intra-Task Dynamic Voltage Scaling Techniques," *Proc. of Int'l Conference on Computer Aided Design (ICCAD)*, San Jose, CA November 2005.
- C156** L. Cheng, S. Mohapatra, M. El Zarki, N. Venkatasubramanian, and N.D. Dutt, "A Backlight Optimization Scheme for Video Playback on Mobile Devices," *Proc. 2006 IEEE Consumer Communications and Networking Conference(CCNC 2006)*, Las Vegas, NV, Jan 2006.
(BEST PAPER AWARD)
- C157** Partha Biswas, Sudarshan Banerjee, Nikil Dutt, Laura Pozzi, and Paolo Ienne, "Performance and Energy Benefits of Instruction-Set Extensions in an FPGA Soft Core," *Proceedings of the 2006 International Conference on VLSI Design*, Hyderabad, India, January, 2006.
(BEST PAPER AWARD NOMINATION)

- C158** S. Pasricha, N.D. Dutt, and M. Ben-Romdhane “Constraint-Driven Bus Matrix Synthesis for MPSoC,” Proceedings of *ASPDAC-2006*, January 2006.
(BEST PAPER AWARD)
- C159** H. Oh, N. Dutt and S. Ha, “Memory Optimal Single Appearance Schedule with Dynamic Loop Count for Synchronous Dataflow Graphs,” Proceedings of *ASPDAC-2006*, January 2006.
- C160** S. Banerjee, E. Bozorgzadeh, and N.D. Dutt, “PARLGRAN: Parallelism Granularity Selection for Scheduling Task Chains on Dynamically Reconfigurable Architectures,” Proceedings of *ASPDAC-2006*, January 2006.
- C161** S. Pasricha, N.D. Dutt, and M. Ben-Romdhane, “COSMECA: Application Specific Co-Synthesis of Memory and Communication Architectures for MPSoC,” *Proceedings of the 2006 Conference on Design, Automation and Test in Europe (DATE 2006)*, March 2006.
- C162** Partha Biswas, Nikil Dutt, Paolo Ienne, and Laura Pozzi,, “Automatic Identification of Application-Specific Functional Units with Architecturally Visible Storage,” *Proceedings of the 2006 Conference on Design, Automation and Test in Europe (DATE 2006)*, March 2006.
- C163** R. Cornea, A. Nicolau, and N.D. Dutt, “Software Annotations for Power Optimization on Mobile Devices,” *Proceedings of the 2006 Conference on Design, Automation and Test in Europe (DATE 2006)*, March 2006.
- C164** A. Shrivastava, S. Park, E. Earlie, A. Nicolau, N.D. Dutt, and Y. Paek, “Automatic Generation of Operation Tables for Fast Exploration of Bypasses in Embedded Processors,” Proceedings of the 2006 Conference on Design, Automation and Test in Europe (DATE 2006), March 2006.
- C165** M. Kim, N. Dutt, N. Venkatasubramanian, “Policy Construction and Validation for Energy Minimization in Cross Layered Systems: A Formal Method Approach,” *Proceedings of IEEE Real-Time and Embedded Technology and Applications Symposium 2006, Work-in-Progress Session (RTAS'06)*, April 2006.
- C166** A. Shrivastava, S. Park, N. Dutt, A. Nicolau, E. Earlie, and Y. Paek, “Bypass Aware Instruction Scheduling for Register File Power Reduction,” *Proceedings of ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES06)*, June 2006.
- C167** G. Madl and N. Dutt, "Domain-specific Modeling of Power Aware Distributed Real-time Embedded Systems", in Proceedings of *Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS VI)*, July 2006. (Also published as BC20.)
- C168** I. Issenin, E. Brockmeyer, and N.D. Dutt, “MPSoC Data Reuse Analysis for Exploring Customized Memory Hierarchies,” *Proceedings of the Design Automation Conference 2006 (DAC 2006)*, San Francisco, CA, July 2006.
- C169** R. Cornea, A. Nicolau and N.D. Dutt, “Video Stream Annotations for Energy Trade-offs in Multimedia Applications,” *Proceedings of the The 5th International Symposium on Parallel and Distributed Computing (ISPDC-2006)*, Timisoara, Romania July 2006.
- C170** G. Madl, Q. Zhu, S. Pasricha, L. Bathen, and N. Dutt, “Formal Performance Evaluation of AMBA-based System-on-Chip,” *Proceedings of the 6th Annual ACM Conference on Embedded Software(EMSOFT'06)*, October 2006.

- C171** S. Pasricha, Y. Park, F. Kurdahi, N. Dutt, "System-Level Power-Performance Trade-Offs in Bus Matrix Communication Architecture Synthesis," Proceedings of the *International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2006)*, October 2006.
- C172** M. Kim, S. Banerjee, N. Dutt, N. Venkatasubramanian, "Design Space Exploration of Real-time Multi-media MPSoCs with Heterogeneous Scheduling Policies," Proceedings of the *International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2006)*, October 2006.
- C173** A. Gupta, F. Kurdahi, N. Dutt, K. Khouri, M. Abadir, "Floorplan Driven Leakage power Aware IP-Based SoC Design Space Exploration," Proceedings of the *International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2006)*, October 2006.
- C174** I. Issenin and N. Dutt, "Data Reuse Driven Energy-Aware MPSoC Co-Synthesis of Memory and Communication Architecture for Streaming Applications," Proceedings of the *International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2006)*, October 2006.
- C175** K. Lee, A. Shrivastava, I. Issenin and N.D. Dutt, "Mitigating Soft Error Failures for Multimedia Applications by Selective Data Protection," *Proc. Of the 2006 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES-2006)*, Seoul, Korea, October 2006.
- C176** R. Cornea, A. Nicolau, and N. Dutt, "Annotation Based Multimedia Streaming Over Wireless Networks," *Proceedings of the IEEE 2006 4th Workshop on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2006)*, Seoul, Korea, October 2006.
- C177** S. Banerjee, E. Bozorgzadeh, J. Noguera and N.Dutt, "Minimizing peak power for application chains on architectures with partial dynamic reconfiguration," *Proc. of the 2006 International Conference on Field Programmable Technology (ICFPT-2006)*, Bangkok, Thailand, Dec. 2006.
- C178** A. Gupta, F. Kurdahi, N. Dutt, K. Khouri, M. Abadir, "STEFAL: A System Level Temperature and Floorplan-Aware Leakage Power Estimator for SoCs," *Proceedings of the 2007 International Conference on VLSI Design*, Bangalore, India, January, 2007.
- C179** A. Gupta, N. Dutt, F. Kurdahi, K. Khouri, M. Abadir. "LEAF: A System Level Leakage-Aware Floorplanner for SoCs," Proceedings of *ASPDAC-2007*, January 2007.
- C180** A. Felch, J. Moorkanikara, A. Chandrashekar, J. Furlong, N. Dutt, R. Granger, A. Nicolau, A. Veidenbaum, "Accelerating Brain Circuit Simulations of Object Recognition with a Sony PlayStation 3," *Proceedings of the IWIA*, January 2007.
- C181** R. Cornea, A. Nicolau and N. D. Dutt, "Annotation Integration and Trade-off Analysis for Multimedia Applications," *Proceedings of the 21st IEEE/ACM International Parallel and Distributed Processing Symposium (IPDPS 2007)*, Long Beach, CA, March 2007.
- C182** Q. Zhu, A. Shrivastava, and N.D. Dutt, "Functional Validation for Partially Bypassed Processor Pipelines," *Proceedings of the 2007 Conference on Design, Automation and Test in Europe (DATE 2007)*, April 2007.
- C183** M. Kim, C. Talcott, M. Stehr, N. Dutt, and N. Venkatasubramanian, "A Probabilistic Formal Analysis Approach to Cross Layer Optimization in Distributed Embedded Systems," *Proc. 9th IFIP International Conference on Formal Methods for Open Object-Based Distributed Systems (FMOODS 07)*, Cyprus, June 2007.

- C184** I. Issenin and N.D. Dutt, "Data Reuse Driven Memory and Network-on-Chip Co-Synthesis", *Proc. 2007 IFIP International Embedded Systems Symposium (IESS 07)*, Irvine, June 2007. (Also published as BC23.)
- C185** N. D. Dutt, "Modeling of Software-Hardware Complexes, in Embedded System Design: Topics, *Proc. 2007 IFIP International Embedded Systems Symposium (IESS 07)*, Irvine, June 2007. (Also published as BC24.)
- C186** S. Banerjee, E. Bozorgzadeh, J. Noguera and N. Dutt, "Selective bandwidth and resource management in scheduling for dynamically reconfigurable architectures," *Proceedings of the Design Automation Conference 2007 (DAC 2007)*, San Diego, CA, June 2007.
- C187** J. Furlong, A. Felch, J. Moorkanikara, N. Dutt, A. Nicolau, A. Veidenbaum, A. Chandrashekar, R. Granger, "Novel Brain-Derived Algorithms Scale Linearly with Number of Processing Elements," *Proceedings of the 2007 Symposium on Parallel Computing with FPGA's (ParaFPGA)*, Juelich, Germany, September 2007.
- C188** D.Cho, I. Issenin, N.D. Dutt, and Y. Paek, "Software Controlled Memory Layout Reorganization for Irregular Array Access Patterns," *Proc. Of the 2007 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES-2007)*, Salzburg, Austria, October 2007.
- C189** G. Madl, S. Abdelwahed, and N. Dutt, "Performance Estimation of Distributed Real-time Embedded Systems by Discrete Event Simulations," *Proceedings of the 7th Annual ACM Conference on Embedded Software(EMSOFT'07)*, October 2007.
- C190** M. Kim, M. Stehr, C. Talcott, N. Dutt and N. Venkatasubramanian, "Combining Formal Verification with Observed System Execution Behavior to Tune System Parameters," *Proceedings of the 5th International Conference on Formal Modelling and Analysis of Timed Systems (FORMATS'07)*, Salzburg, Austria, October 2007.
- C191** Y. Park, S. Pasricha, F.J. Kurdahi, N. Dutt, "System Level Power Estimation Methodology with H.264 Decoder Prediction IP Case Study," *International Conference on Computer Design (ICCD 2007)*, Lake Tahoe, October 2007.
- C192** S. Pasricha, Y. Park, F.J. Kurdahi, N. Dutt, " Incorporating PVT Variations in System-level Power Exploration of On-Chip Communication Architectures," *Proceedings of the 2008 International Conference on VLSI Design*, Hyderabad, India, January, 2008.
- C193** D. Kannan, A. Gupta, A. Shrivastava, N. Dutt, and F. Kurdahi, " PTSMT: A Tool for Cross-Level Power, Performance and Temperature Exploration of SMT Processors," *Proceedings of the 2008 International Conference on VLSI Design*, Hyderabad, India, January, 2008.
- C194** S. Pasricha, N. Dutt. "ORB: An On-chip Optical Ring Bus Communication Architecture for Multi-Processor Systems-on-Chip," *Proceedings of ASPDAC-2008, Seoul, Korea*, January 2008.
- C195** A. Shrivastava, I. Issenin , N. Dutt, "A Compiler-in-the-Loop Framework to Explore Horizontally Partitioned Cache Architectures," *Proceedings of ASPDAC-2008*, January 2008.
- C196** N. Dutt, "Quo Vadis, BTSoCs (Billion Transistor SoCs)?" Panel Position Statement, *Proceedings of ASPDAC-2008*, January 2008.
- C197** M. Kim, M. Stehr, C. Talcott, N. Dutt and N. Venkatasubramanian, "Constraint Refinement for Online Verifiable Cross-Layer System Adaptation," *Proceedings of the 2008 Conference on Design, Automation and Test in Europe (DATE 2008)*, March 2008.

- C198** N. Dutt, "Design Methodology for Memory-aware NoC Exploration and Design," Special Session on The Memory Challenge in NOC based Systems, *Proceedings of the 2008 Conference on Design, Automation and Test in Europe (DATE 2008)*, March 2008.
- C199** A. Gupta, F. Kurdahi, N. Dutt, K. Khouri, M. Abadir., "Thermal Aware Global Routing of VLSI Chips for Enhanced Reliability," *Proceedings of ISQED 2008*, March 2008.
- C200** D. Cho, I. Issenin, S. Pasricha, N. Dutt, and Y. Paek, "Compiler Driven Data Layout Optimization for Regular/Irregular Array Access Patterns," *Proceedings of ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES08)*, June 2008.
- C201** N. Dutt, "ESL Hand-off: Fact or EDA Fiction?" Panel Position Statement, *Proceedings of the Design Automation Conference 2007 (DAC 2007)*, Anaheim, CA, June 2008.
- C202** S. Pasricha, N. Dutt, and F. Kurdahi. "System Level Performance Analysis of Carbon Nanotube Global Interconnects for Emerging Chip Multiprocessors," *Proceedings of the IEEE/ACM International Symposium on NanoScale Architectures (NanoArch 2008)*, Anaheim, CA, June 2008.
- C203** K. Lee, M. Kim, N. Dutt, N. Venkatasubramanian, "Error-Exploiting Video Encoder to Extend Energy/QoS Tradeoffs for Mobile Embedded Systems," *Proceedings of the IFIP Working Conference on Distributed and Parallel Embedded Systems (DIPES2008)*, Milano, Italy, September 2008.
- C204** K. Lee, A. Shrivastava, N. Dutt, N. Venkatasubramanian, "Data Partitioning Techniques for Partially Protected Caches to Reduce Soft Error Induced Failures," *Proceedings of the IFIP Working Conference on Distributed and Parallel Embedded Systems (DIPES2008)*, Milano, Italy, September 2008.
- C205** A. Gupta, A. Djahromi, F. Kurdahi, A. Eltawil, and N. Dutt, "Managing Leakage Power and Reliability in Hot Chips Using System Floorplanning and SRAM Design," *Proceedings of the 14th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC-2008)*, Rome, Italy, September 2008.
- C206** Y. Park, S. Pasricha, F. Kurdahi, N. Dutt, "Methodology for Multi-Granularity Embedded Processor Power Model Generation for an ESL Design Flow," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2008)*, October 2008.
- C207** K. Lee, A. Shrivastava, M. Kim, N. Dutt, N. Venkatasubramanian, "Mitigating the Impact of Hardware Failures on Multimedia Applications -- A Cross-Layer Approach," *Proceedings of ACM Multimedia (Multimedia2008)*, Vancouver, Canada, October 2008.
- C208** A. Khajeh, M. Kim, N. Dutt, A. Eltawil and F. Kurdahi, "Cross-Layer Co-Exploration of Exploiting Error Resilience for Video over Wireless Applications" *Proceedings of the 6th IEEE Workshop on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2008)*, Atlanta, GA, October 2008.
- C209** L. Bathen, S. Pasricha, and N. Dutt, "A Framework for Memory-aware Multimedia Application Mapping on Chip-Multiprocessors," *Proceedings of the 6th IEEE Workshop on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2008)*, Atlanta, GA, October 2008.
- C210** S. Pasricha, N. Dutt, and F.J. Kurdahi, " Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications," *Proceedings of the 2009 International Conference on VLSI Design*, New Delhi, India, January, 2009.
- C211** S. Pasricha, N. Dutt, and F. Kurdahi., "Dynamically Reconfigurable On-Chip Communication Architectures for Multi Use-Case Chip Multiprocessor Applications," *Proceedings of ASPDAC-2009*, January 2009.

- C212** A Khajeh, A Gupta, N Dutt, F Kurdahi and A Eltawil, "TRAM: A Tool For Temperature and Reliability Aware Memory Design," *Proceedings of the 2009 Conference on Design, Automation and Test in Europe (DATE 2009)*, April 2009.
- C213** G. Madl, S. Abdelwahed, and N. Dutt, "A Conservative Approximation Method for the Verification of Preemptive Scheduling using Timed Automata," *Proceedings of IEEE Real-Time and Embedded Technology and Applications Symposium 2009 (RTAS'09)*, April 2009.
- C214** A. Gupta, S. Pasricha, N. Dutt, F. Kurdahi, K. Khouri, and M. Abadir, "On Chip Communication-Architecture Based Thermal Management for SoCs," *Proceedings of the 2009 International Symposium on VLSI Design, Automation & Test (VLSI-DAT 2009)*, Taiwan, April 2009.
- C215** J. Moorkanikara, N. Dutt, Y. Wang and T. Delbrueck, "Computing Spike-Based Convolutions on GPUs," *Proceedings of the 2009 IEEE International Symposium on Circuits and Systems (ISCAS 2009)*, Taipei, Taiwan, May 2009.
- C216** J. Moorkanikara, N. Dutt, J. Krichmar, A. Nicolau, and A. Veidenbaum, "Efficient Simulation of Large-Scale Spiking Neural Networks Using Graphics Processors," *Proceedings of the 2009 International Joint Conference on Neural Networks (IJCNN2009)*, Atlanta, GA, June 2009.
(BEST PAPER AWARD)
- C217** A. Halambi, N. Dutt and A. Nicolau, "TransMutations: Towards a Human-Quality Optimizing Compiler," *Proceedings of the 2009 EuroMicro Digital System Design Conference (DSD 2009)*, August 2009. (Invited Keynote Paper)
- C218** S. Soares, A. Halambi, A. Shrivastava, F. Wagner, and N. Dutt, "Adaptive Reduced Bit-width Instruction Set Architecture (adapt-rISA)," *Proceedings of VLSI-SOC 2009*, October 2009.
- C219** L. Bathen, Y. Ahn, S. Pasricha, and N. Dutt, "Inter-kernel Data Reuse and Pipelining on Chip-Multiprocessors for Multimedia Applications" *Proceedings of the 7th IEEE Workshop on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2009)*, Grenoble, France, Oct. 2009.
- C220** G. Lee, M. Jo, Y. Ahn, K. Choi, and N. Dutt, "QoS-aware Dynamic Power Management for Coarse-Grained Reconfigurable Architectures," *Proc. of the 2009 International Conference on Field Programmable Technology (FPT-2009)*, Sydney, Australia, Dec. 2009.
- C221** L. Bathen, Y. Ahn, S. Pasricha, and N. Dutt, "A Methodology for Power-aware Pipelining via High-Level Performance Model Evaluations" *Proceedings of 10th International Workshop on Microprocessor Test and Verification (MTV'09)*, Austin, TX, Dec. 2009.
- C222** H. Homayoun, A. Gupta, A. Veidenbaum, F. Kurdahi & N. Dutt, "RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor," HiPEAC 2010 International conference on High-Performance Embedded Architectures and Compilers, January 2010, Pisa, Italy.
- C223** G. Lee, S. Lee, K. Choi, and N. Dutt, "Routing-aware application mapping considering Steiner points for coarse-grained reconfigurable architecture," *Proc. of the 6th International Symposium on Applied Reconfigurable Computing (ARC 2010)*, March 2010, Bangkok, Thailand.

- C224** L. Bathen, Y. Ahn, and N. Dutt, "Inter and Intra Kernel Reuse Analysis Driven Pipelining on Chip-Multiprocessors," *Proceedings of the 2010 International Symposium on VLSI Design, Automation & Test (VLSI-DAT 2010)*, Taiwan, April 2010.
- C225** H. Homayoun, A. Sasan, A. Gupta, A. Veidenbaum, F. Kurdahi, and N. Dutt, "Multiple Sleep Modes Leakage Control in Peripheral Circuits of a All Major SRAM-Based Processor Units," *The ACM International Conference on Computing Frontiers (CF'10)*, May 2010, Bertinoro, Italy.
- C226** K. Tanimura and N. Dutt, "ExCCel: Exploration of Complementary Cells for Efficient DPA Attack Resistivity," *Proceedings of the 3rd Annual IEEE International Symposium on Hardware-Oriented Security and Trust (HOST-2010)*, Anaheim, June 2010.
- C227** A. Chakraborty, H. Homayoun, A. Khajeh, N. Dutt, A. Eltawil and F. Kurdahi,, "E < MC^2 : Less Energy through Multi-Copy Cache," *Proc. of the 2010 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES-2010)*, Scottsdale, AZ, October 2010.
- C228** L. Bathen and N. Dutt, "PoliMakE: A Policy Making Engine for Secure Embedded Software Execution on Chip-Multiprocessors," *Proc. of the 5th Workshop on Embedded Systems Security (WESS'2010)*, Scottsdale, AZ, October 2010.
- C229** J. Moorkanikara, M. Richert, N. Dutt and J. Krichmar, "Towards Reverse Engineering The Brain: Modeling Abstractions and Simulation Frameworks," *Proc. VLSI-SOC 2010*, Madrid, October 2010.
- C230** Y. Azumi-Hara, T. Matsuba, H. Tomiyama, S. Honda, H. Takada, and N. Dutt, "Towards Practical High-Level Synthesis from Large Behavioral Descriptions," *Proc. ISOCC 2010*, Incheon, November 2010.
- C231** L. Bathen and N. Dutt, "E-RoC: Embedded RAIDs-on-Chip for Low Power Distributed Dynamically Managed Reliable Memories," *Proceedings of the 2011 Conference on Design, Automation and Test in Europe (DATE 2011)*, March 2011.
- C232** G. Ansaloni, K. Tanimura, L. Pozzi, and N. Dutt, "Slack-aware Scheduling on Coarse Grained Reconfigurable Arrays," *Proceedings of the 2011 Conference on Design, Automation and Test in Europe (DATE 2011)*, March 2011.
- C233** L. Bathen and N. Dutt, "TrustGeM: Dynamic Trusted Environment Generation for Chip-Multiprocessors," *Proceedings of the 4th Annual IEEE International Symposium on Hardware-Oriented Security and Trust (HOST-2011)*, San Diego, June 2011.
- C234** A. BanaiyanMofrad, H. Homayoun, and N. Dutt, "FFT-Cache: A Flexible Fault-Tolerant Cache Architecture for Ultra Low Voltage Operation," *Proc. of the 2011 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES-2011)*, Taipei, Taiwan, October 2011.
- C235** L. Bathen, D. Shin, S. Lim, and N. Dutt, "SPMVisor: Dynamic ScratchPad Memory Virtualization for Secure, Low Power and High Performance, Distributed On-Chip Memories," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2011)*, Taipei, Taiwan, October 2011.
(BEST PAPER AWARD NOMINATION)
- C236** D. Hong, L. Bathen, S. Lim, and N. Dutt, "DynaPoMP: Dynamic Policy-Driven Memory Protection for SPM-based Embedded Systems," *Proc. of the 6th Workshop on Embedded Systems Security (WESS'2011)*, Taipei, Taiwan, October 2011.

- C237** J. Moorkanikara, M. Richert, N. Dutt and J. Krichmar, "Neuromorphic Modeling Abstractions and Simulation of Large-Scale Cortical Networks," *Proc. of Int'l Conference on Computer Aided Design (ICCAD)*, San Jose, CA November 2011.
- C238** L. Bathen and N. Dutt, "Exploiting Unreliable Memories," *Proceedings of the International Symposium on Electronic System Design (ISED-2011)*, Kochi, India, Dec 2011. (Invited Keynote Paper)
- C239** L. Bathen, N. Dutt, P. Gupta , and A. Nicolau, "VaMV: Variability-aware Memory Virtualization," *Proceedings of the 2012 Conference on Design, Automation and Test in Europe (DATE 2012)*, March 2012. **(BEST IP AWARD NOMINATION)**
- C240** Y. Wang, L. Bathen, Z. Shao, and N. Dutt, "3D-FlashMap: A Physical-Location-Aware Block Mapping Strategy for 3D NAND Flash Memory," *Proceedings of the 2012 Conference on Design, Automation and Test in Europe (DATE 2012)*, March 2012.
- C241** M. Avery, J. Krichmar, and N. Dutt, "Spiking Neuron Model of Basal Forebrain Enhancement of Visual Attention," *Proceedings of the 2012 International Joint Conference on Neural Networks (IJCNN2012)*, Brisbane, Australia, June 2012.
- C242** Y. Wang, L. Bathen, Z. Shao and N. Dutt, "Meta-Cure: A Reliability Enhancement Strategy for Metadata in NAND Flash Memory Storage Systems," *Proceedings of the 49th Design Automation Conference 2012 (DAC 2012)*, San Francisco, CA, June 2012.
- C243** L. Bathen and N. Dutt, "HaVOC: A Hybrid-Memory-aware Virtualization Layer for On-Chip Distributed ScratchPad and Non-Volatile Memories," *Proceedings of the 49th Design Automation Conference 2012 (DAC 2012)*, San Francisco, CA, June 2012.
- C244** Z. Shao, N. Chang and N. Dutt, "PTL: PCM Translation Layer," *Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2012)*, Amherst, MA, August 2012. (Invited Paper)
- C245** L. Bathen and N. Dutt, "Software Controlled Memories for Scalable Many-Core Architectures," *Proceedings of the 18th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012)*, Seoul, Korea, August 2012. (Invited Keynote Paper)
- C246** L. Bathen, M. Gottscho, N. Dutt, P. Gupta , and A. Nicolau,, "ViPZonE: OS-Level Memory Variability-Driven Physical Address Zoning for Energy Savings," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2012)*, Tampere, Finland, October 2012.
- C247** K. Tanimura and N. Dutt, "LRCG: Latch-based Random Clock-Gating for Preventing Power Analysis Side-Channel Attacks," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2012)*, Tampere, Finland, October 2012.
- C248** G. Girao, A. BanaiyanMofrad and N. Dutt, "A Novel NoC-based Design for fault-tolerance of Last-level Caches in CMPs," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2012)*, Tampere, Finland, October 2012.
- C249** C. Stancu, L.Bathen, A. Nicolau, and N. Dutt, "AVid: Annotation Driven Video Decoding for Hybrid Memories," *Proceedings of the 10th International Symposium on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2012)*, Tampere, Finland, October 2012.

- C250** G. Jeong, D. Kang, S. Lim, and N. Dutt, "An Advanced Course Design for Mobile Embedded Software through Android Programming," *Proceedings of the 2012 Workshop on Embedded and Cyber-Physical Systems Education (WESE 2012)*, Tampere, Finland, October 2012.
- C251** S. Sarma, N. Dutt, and N. Venkatasubramanian, "Cross-Layer Virtual Observers for Embedded Multiprocessor System-On-Chip (MPSoC)," *Proceedings of the 2012 Workshop on Adaptive Reflexive Middleware at ACM Middleware (ARM 2012)*, Montreal, Canada, December 2012.
- C252** Y. Hara-Azumi, T. Azumi, and N. Dutt, "VISA Synthesis: Variation-Aware Instruction Set Architecture Synthesis," *Proceedings of ASPDAC-2013*, January 2013.
- C253** N. Dutt, P. Gupta, A. Nicolau, L. Bathen, and M. Gottscho, "Variability-Aware Memory Management," *Proceedings of ASPDAC-2013*, January 2013.
- C254** A. BanaiyanMofrad, G. Girao, and N. Dutt, "Analyzing and Exploring Fault-tolerant Distributed Memories for Networks-on-Chip," *Proceedings of the 2013 Conference on Design, Automation and Test in Europe (DATE 2013)*, March 2013.
- C255** J. Shin, N. Dutt, and F. Kurdahi, "Vision-Inspired Global Routing for Enhanced Performance and Reliability," *Proceedings of the 2013 International Symposium on Quality Electronic Design (ISQED 2013)*, Santa Clara, March 2013.
(BEST PAPER AWARD NOMINATION)
- C256** H. Tajik, H. Houmayoun and N. Dutt, "VAWOM: Temperature and Process Variation Aware WearOut Management in 3D Multicore Architectures," *Proceedings of the 50th Design Automation Conference 2013 (DAC 2013)*, Austin, TX, June 2013.
- C257** J. Henkel, L. Bauer, N. Dutt, P. Gupta, S. Nassif, M. Shafique, M. Tahoori, and N. Wehn, "Reliable On-Chip Systems in the Nano-Era: Lessons Learnt and Future Trends," *Proceedings of the 50th Design Automation Conference 2013 (DAC 2013)*, Austin, TX, June 2013.
- C258** A. Banaiyanmofrad, H. Houmayoun, V. Kontorinis, D. Tullsen, and N. Dutt, "REMEDiate: A Scalable Fault-tolerant Architecture for Low-Power NUCA Cache in Tiled CMPs," *Proceedings of the International Green Computing Conference 2013 (IGCC 2013)*, Arlington, VA, June 2013.
- C259** K. Carlson, M. Richert, N. Dutt and J. Krichmar, "Biologically Plausible Models of Homeostasis and STDP: Stability and Learning in Spiking Neural Networks," *Proceedings of the 2013 International Joint Conference on Neural Networks (IJCNN2013)*, Dallas, TX, August 2013.
- C260** M. Namaki-Shoushtari, A. Rahimi, N. Dutt, P. Gupta, and R. Gupta, "ARGO: Aging-aware GPGPU Register File Allocation," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2013)*, Montreal, Canada, September 2013.
- C261** J. Gonzalez-Lugo, R. Cammarota, S. Rodriguez-Lopez, A. Avila-Ortega, and N. Dutt, "Characterization of GPGPU Workloads via Correlation-Driven Kernel Similarity Analysis," *International Conference on Mechatronics, Electronics and Automotive Engineering 2013 (ICMEAE)*, Cuernavaca, Mexico, November 2013.
- C262** S. Lim, E. Kim, N. Dutt, K. Lee, I. Shin, C. Lee and I. Lee, "A Reliable, Safe, and Secure Run-Time Platform for Cyber Physical Systems," *Proc. of the 2013 6th IEEE International Conference on Service Oriented Computing and Applications (SOCA 2013)*, Kauai, Hawaii, Dec 2013. (Invited paper)

- C263** K. Carlson, M. Beyeler, N. Dutt, and J. Krichmar, "GPGPU Accelerated Simulation and Parameter Tuning for Neuromorphic Applications," *Proceedings of ASPDAC-2014*, January 2014.
- C264** S. Sarma and N. Dutt, "Minimal Sparse Observability of Complex Networks: Application to MPSoC Sensor Placement and Run-time Thermal Estimation & Tracking," *Proceedings of the 2014 Conference on Design, Automation and Test in Europe (DATE 2014)*, March 2014.
- C265** M. Gottscho, A. BanaiyanMofrad, N. Dutt, P. Gupta, and A. Nicolau, "Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches," *Proceedings of the 51st Design Automation Conference 2014 (DAC 2014)*, San Francisco, June 2014.
- C266** S. Sarma, N. Venkatasubramanian, and N. Dutt, "Sensemaking from Distributed and Mobile sensing Data: A Middleware Perspective," *Proceedings of the 51st Design Automation Conference 2014 (DAC 2014)*, San Francisco, June 2014.
- C267** N. Dutt, P. Gupta, A. Nicolau, A. BaniyanMofrad, M. Gottscho, and M. Shoushtari, "Multi-Level Memory Resiliency" *Proceedings of the 51st Design Automation Conference 2014 (DAC 2014)*, San Francisco, June 2014.
- C268** S. Sarma, N. Dutt, P. Gupta, A. Nicolau, and N. Venkatasubramanian, "On-Chip Self-Awareness Using CyberPhysical-Systems-On-Chip (CPSoC)," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2014)*, New Delhi, India, October 2014.
- C269** J. Park, C. Hsieh, N. Dutt, and S. Lim, "Quality-aware Mobile Graphics Workload Characterization for Energy-efficient DVFS Design," *Proceedings of the 12th International Symposium on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2014)*, New Delhi, India, October 2014.
- C270** S. Sarma and N. Dutt, "FPGA Emulation and Prototyping of a CyberPhysical-System-On-Chip (CPSoC)," *Proceedings of the International Symposium on Rapid System Prototyping (RSP 2014)*, New Delhi, India, October 2014.
- C271** S.Sarma and N. Dutt, "Cross-Layer Exploration of Heterogeneous Multicore Processor Configurations," *Proceedings of the 2015 International Conference on VLSI Design*, Bangalore, India, January, 2015.
- C272** S. Sarma, N. Dutt, P. Gupta, A. Nicolau, and N. Venkatasubramanian, "CyberPhysical-System-On-Chip (CPSoC) : A Self-Aware MPSoC Paradigm with Cross-Layer Virtual Sensing and Actuation," *Proceedings of the 2015 Conference on Design, Automation and Test in Europe (DATE 2015)*, March 2015.
- C273** N. Dang, H. Tajik, N. Venkatasubramanian, N. Dutt, E. Bozorgzadeh, "Orchestrating Application Quality and Energy Storage Management in Solar-Powered Embedded Systems," *Proceedings of the 2015 International Symposium on Quality Electronic Design (ISQED 2015)*, Santa Clara, March 2015.
- C274** J. Shin, N. Dutt, and F. Kurdahi, "Thermal Sensor Allocation for SoCs Based on Temperature Gradients," *Proceedings of the 2015 International Symposium on Quality Electronic Design (ISQED 2015)*, Santa Clara, March 2015.
(BEST PAPER AWARD NOMINATION)
- C275** A. Banaiyanmofrad, M. Ebrahimi, F. Oboril, M. Tahoori, and N. Dutt, "Protecting Caches Against Multi-Bit Errors using Embedded Erasure Coding," *Proceedings of the IEEE European Test Symposium 2015 (ETS 2015)*, Cluj-Napoca, Romania, May 2015.

- C276** S.Sarma, T. Muck, Luis. A.D. Bathen, N. Dutt, and A. Nicolau, "SmartBalance: A Sensing-Driven Linux Load Balancer for Energy Efficiency of Heterogeneous MPSoCs," *Proceedings of the 52nd Design Automation Conference 2015 (DAC 2015)*, San Francisco, June 2015.
- C277** B. Balaji, M. Al Faruque, N. Dutt, R. Gupta, and Y. Agarwal, "Models, Abstractions, and Architectures: The Missing Links in Cyber-Physical Systems," *Proceedings of the 52nd Design Automation Conference 2015 (DAC 2015)*, San Francisco, June 2015.
- C278** M. Beyeler, K. Carlson, T. Chou, N. Dutt and J. Krichmar, "CARLsim 3: A User-Friendly and Highly Optimized Library for the Creation of Neurobiologically Detailed Spiking Neural Networks," *Proceedings of the 2015 International Joint Conference on Neural Networks (IJCNN2015)*, Killarney, Ireland, July 2015.
- C279** T. Muck, S. Sarma, and N. Dutt, "Run-DMC: Runtime Dynamic Heterogeneous MultiCore Performance and Power Estimation for Energy Efficiency," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2015)*, Amsterdam, Netherlands, October 2015. doi: 10.1109/CODESISSS.2015.7331380.
- C280** C. Hsieh, J. Park, N. Dutt, and S. Lim, "Memory-aware Cooperative CPU-GPU DVFS Governor for Mobile Games," *Proceedings of the 13th International Symposium on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2015)*, Amsterdam, Netherlands, October 2015. doi: 10.1109/ESTIMedia.2015.7351775.
- C281** S. Sarma, T. Muck, M. Shoushtari, A. BanaiyanMofrad, and N. Dutt, "Cross-layer Virtual/Physical Sensing and Actuation for Resilient Heterogeneous Many-core SoCs," *Proceedings of ASPDAC-2016*, January 2016. doi: 10.1109/ASPDAC.2016.7428044.
- C282** J. Park, C. Hsieh, N. Dutt, and S. Lim, "Co-Cap: Energy-efficient Cooperative CPU-GPU Frequency Capping for Mobile Games," *Proceedings of the 31st ACM Symposium on Applied Computing (SAC 2016)*, Pisa, Italy, April 2016. doi: 10.1145/2851613.2851671.
- C283** J. Park, N. Dutt, and S. Lim, "HiCAP: Hierarchical FSM-based Dynamic Integrated CPU-GPU Frequency Capping Governor for Energy-Efficient Mobile Gaming," *Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED-2016)*, San Francisco, CA, August 2016. doi: 10.1145/2934583.2934588.
- C284** B. Donyanavard, T. Muck, S. Sarma, and N. Dutt, "SPARTA: Runtime Task Allocation for Energy Efficient Heterogeneous Many-cores," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2016)*, Pittsburgh, PA, October 2016. doi: 10.1145/2968456.2968459.
- C285** N. Dutt, F. Kurdahi, A. Herkersdorf, and R. Ernst, "Conquering MPSoC Complexity with Principles of a Self-Aware Information Processing Factory," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2016)*, Pittsburgh, PA, October 2016. doi: 10.1145/2968456.2973275.
- C286** H. Tajik, B. Donyanavard, and N. Dutt, "On Detecting and Using Memory Phases in Multimedia Systems," *Proceedings of the 14th International Symposium on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2016)*, Pittsburgh, PA, October 2016. doi: 10.1145/2993452.2993566.
- C287** K. Moazzemi, C. Hsieh, and N. Dutt, "HAMEX: Heterogeneous Architecture and Memory Exploration framework," *Proceedings of the International Symposium on Rapid System Prototyping (RSP 2016)*, Pittsburgh, PA, October 2016. doi: 10.1145/2990299.2990316.

- C288** A. Kanduri, M. Haghabayan, A. Rahmani, P. Liljeberg, A. Jantsch, N. Dutt, and H. Tenhunen, "Approximation Knob: Power Capping Meets Energy Efficiency," *Proc. of Int'l Conference on Computer Aided Design (ICCAD)*, Austin, TX, November 2016. doi: 10.1145/2966986.2967002.
- C289** H. Aliee, A. Banaiyanmofrad, M. Glaß, J. Teich J, and N. Dutt, "Redundancy-aware Design Space Exploration for Memory Reliability in Many-cores," *Proceedings of Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV'17)*, Bremen, Germany, February 2017.
- C290** A. Anzanour, I. Azimi, M. Goetzinger, A. Rahmani, P. Liljeberg, A. Jantsch, and N. Dutt, "Self-awareness in Remote Health Monitoring Systems through Wearable Electronics," *Proceedings of the 2017 Conference on Design, Automation and Test in Europe (DATE 2017)*, March 2017. doi: 10.23919/DATE.2017.7927146.
- C291** N. Dutt, A. Rahmani, and A. Jantsch, "Empowering Autonomy through Self-awareness in MPSoCs," *Proceedings of the 2017 IEEE New Circuits and Systems Conference (NEWCAS 2017)*, June 2017. doi: 10.1109/NEWCAS.2017.8010108.
- C292** A. Monazzah, M. Shoushtari, S. Miremadi, A. Rahmani, and N. Dutt, "QuARK: Quality-configurable Approximate STT-MRAM Cache by Fine-grained Tuning of Reliability-Energy Knobs," *Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED-2017)*, Taipei, Taiwan, July 2017. doi: 10.1109/ISLPED.2017.8009198.
- C293** H. Nejatollahi, N. Dutt, and R. Cammarota, "Trends, Challenges and Needs for Lattice-Based Cryptography Implementations: Special Session," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2017)*, Seoul, Korea, October 2017. doi: 10.1145/3125502.3125559.
- C294** M. Shoushtari, A. Rahmani, and N. Dutt, "Quality-Configurable Memory Hierarchy Through Approximation: Special Session," *Proc. of the 2017 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES-2017)*, Seoul, Korea, October 2017. doi: 10.1145/3125501.3125525.
- C295** B. Donyanavard, A. Monazzah, T. Muck, and N. Dutt, "Work In Progress : Exploring Fast and Slow Memories in HMP Core Types," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2017)*, Seoul, Korea, October 2017. doi: 10.1145/3125502.3125545.
- C296** T. Muck, B. Donyanavard, and N. Dutt, "PoliCym: Rapid prototyping of resource management policies for HMPs," *Proceedings of the International Symposium on Rapid System Prototyping (RSP 2017)*, Seoul, Korea, October 2017. doi: 10.1145/3130265.3130321.
- C297** J. Park, N. Dutt, and S. Lim, "ML-Gov: A Machine Learning Enhanced Integrated CPU-GPU DVFS Governor for Mobile Gaming," *Proceedings of the 15th International Symposium on Embedded Systems for Real Time Multimedia (ESTIMEDIA 2017)*, Seoul, Korea, October 2017. doi: 10.1145/3139315.3139317.
- C298** K. Moazzemi, S. Shahhosseini, A. Rahmani, and N. Dutt, "Dependability Evaluation of SISO Control-Theoretic Power Managers for Processor Architectures," *Proc. of the 2017 IEEE Nordic Circuits and Systems Conference (NORCAS-2017)*, Linköping, Sweden, October 2017. DOI: 10.1109/NORCHIP.2017.8124983

- C299** A. Jantsch, A. Rahmani, I. Azimi, S. Chaido, H. Kolerdi, A. Anzanpour, N. TaheriNejad, P. Liljeberg, and N. Dutt “Hierarchical Dynamic Goal Management for IoT Systems,” *Proceedings of the 2018 International Symposium on Quality Electronic Design (ISQED 2018)*, Santa Clara, March 2018. doi: 10.1109/ISQED.2018.8357315.
- C300** B. Donyanavard, A. Rahmani, T. Muck, K. Moazzemi, and N. Dutt, "Gain Scheduled Control for Nonlinear Power Management in CMPs," *Proceedings of the 2018 Conference on Design, Automation and Test in Europe (DATE 2018)*, March 2018. DOI: 10.23919/DATE.2018.8342141
- C301** A. Sadighi, B.Donyanavard, T. Kadeed, K. Moazzemi, T. Muck, A. Nassar, A. Rahmani, T. Wild, N. Dutt, R. Ernst, A. Herkersdorf, and F. Kurdahi, “Design Methodologies for Enabling Self-awareness in Autonomous Systems,” *Proceedings of the 2018 Conference on Design, Automation and Test in Europe (DATE 2018)*, March 2018. DOI: 10.23919/DATE.2018.8342259
- C302** A. Rahmani, B. Donyanavard, T. Muck, K. Moazzemi, A. Jantsch, O. Mutlu, and N. Dutt, “SPECTR: Formal Supervisory Control and Coordination for Many-core Systems Resource Management,” *Proceedings of the 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2018)*, Williamsburg, VA, March 2018. doi>10.1145/3173162.3173199
- C303** N.D. Dutt, “Self-Awareness for Heterogeneous MPSoCs: A Case Study using Adaptive, Reflective Middleware” *Proceedings of the IEEE/ACM 2018 Great Lakes Symposium on VLSI (GLSVLSI 2018)*, May 2018 (keynote abstract). doi: 10.1145/3194554.3200203.
- C304** A. Kanduri, A. Miele, A. Rahmani, P. Liljeberg, C. Bolchini, and N. Dutt, "Approximation-Aware Coordinated Power/Performance Management for Heterogeneous Multi-cores," *Proceedings of the 55th Design Automation Conference 2018 (DAC 2018)*, San Francisco, June 2018. doi>10.1145/3195970.3195994
- C305** T. Chou, H. Kashyap, J. Xing, S. Listopad, E. Rounds, M. Beyeler, N. Dutt and J. Krichmar, “CARLsim 4: An Open Source Library for Large Scale, Biologically Detailed Spiking Neural Network Simulation using Heterogeneous Clusters,” *Proceedings of the 2018 International Joint Conference on Neural Networks (IJCNN2018)*, Rio de Janerio, Brazil, July 2018. doi: 10.1109/IJCNN.2018.8489326.
(BEST STUDENT PAPER AWARD NOMINATION)
- C306** H. Kashyap, G. Detorakis, N. Dutt, J. Krichmar, and E. Neftci, “A Recurrent Neural Network Based Model of Predictive Smooth Pursuit Eye Movement in Primates,” *Proceedings of the 2018 International Joint Conference on Neural Networks (IJCNN2018)*, Rio de Janerio, Brazil, July 2018. doi: 10.1109/IJCNN.2018.8489652.
- C307** B. Donyanavard, A. Monazzah, T. Muck, and N. Dutt, “Exploring Hybrid Memory Caches in Heterogeneous Multiprocessors,” *Proceedings of the 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2018)*, Lille, France, July 2018. DOI: 10.1109/ReCoSoC.2018.8449386
- C308** T. Muck, A. Frohlich, G. Gracioli, A. Rahmani, J. Reis and N.Dutt, "CHIPS-AHOy: A Predictable Holistic Cyber-Physical Hypervisor for MPSoCs", *Proceedings of SAMOS XVIII: International Conference on Embedded Computer Systems: Architectures, MOdeling, and Simulation*, 2018, Samos, Greece, July 2018. doi: 10.1145/3229631.3229642.
- C309** K. Moazzemi, A. Kanduri, D. Juhasz, A. Miele, A. Rahmani, P. Liljeberg, A. Jantsch, and N. Dutt, “Trends in On-Chip Dynamic Resource Management,” *Proceedings of the 2018 Euromicro Conference on Digital System Design (DSD 2018)*, Prague, Czech Republic, August 2018. doi: 10.1109/DSD.2018.00025.

- C310** E. Shamsa, A. Kanduri, A. Rahmani, P. Liljeberg,, A. Jantsch, N. Dutt, "Goal Formulation: Abstracting Dynamic Objectives for Efficient On-chip Resource Allocation," *Proc. of the 2018 IEEE Nordic Circuits and Systems Conference (NORCAS-2018)*, Tallin, Estonia, October 2018. doi: 10.1109/NORCHIP.2018.8573451.
- C311** C. Betemps, M. Melo, A. Miele, A. Rahmani, B. Zatt, and N.Dutt, "Exploring Heterogeneous Task-Level Parallelism in a BMA Video Coding Application using System-Level Simulation", *Proceedings of VIII Brazilian Symposium on Computing Systems Engineering*, Salvador, Brazil, November 2018. doi: 10.1109/SBESC.2018.00020.
- C312** D. Amiri, A. Anzanpour, I. Azimi, M. Levorato, A. Rahmani, P. Liljeberg, and N. Dutt, "Edge-Assisted Sensor Control in Healthcare IoT," *Proceedings of the 2018 IEEE Global Communications Conference (GLOBECOM 2018)*, Abu Dhabi, UAE, December 2018. doi: 10.1109/GLOCOM.2018.8647457.
- C313** K. Seto, H. Nejatollahi, J. An, S. Kang, and N. Dutt "Small Memory Footprint Neural Network Accelerators," *Proceedings of the 2019 International Symposium on Quality Electronic Design (ISQED 2019)*, Santa Clara, March 2019. doi: 10.1109/ISQED.2019.8697641.
- C314** E. Shamsa, A. Kanduri, A. Rahmani, P. Liljeberg, A. Jantsch, and N. Dutt, "Goal-Driven Autonomy for Efficient On-chip ResourceManagement: Transforming Objectives to Goals," *Proceedings of the 2019 Conference on Design, Automation and Test in Europe (DATE 2019)*, March 2019. doi: 10.23919/DATE.2019.8715134.
- C315** C. Hsieh, A. Amiri Sani, and N. Dutt, "The Case for Exploiting Underutilized Resources in Heterogeneous Mobile Architectures," *Proceedings of the 2019 Conference on Design, Automation and Test in Europe (DATE 2019)*, March 2019. doi: 10.23919/DATE.2019.8714970.
- C316** A. Anzanpour, H. Rashid, A. Rahmani, A. Jantsch, N. Dutt, and P. Liljeberg, "Energy-efficient and Reliable Wearable Internet-of-Things through Fog-Assisted Dynamic Goal Management," *Proceedings of the 10th International Conference on Ambient Systems, Networks and Technologies (ANT 2019)*, Leuven, Belgium, April 2019. DOI: <https://doi.org/10.1016/j.procs.2019.04.067>
(BEST PAPER AWARD)
- C317** E. Naeini, I. Azimi, A. Rahmani, P. Liljeberg, and N. Dutt, "A Real-time PPG Quality Assessment Approach for Healthcare Internet-of-Things," *Proceedings of the 10th International Conference on Ambient Systems, Networks and Technologies (ANT 2019)*, Leuven, Belgium, April 2019. DOI: 10.1016/j.procs.2019.04.074
- C318** S. Shahhosseini, I. Azimi, A. Anzanpour, A. Jantsch, P. Liljeberg, N. Dutt, and A. Rahmani, "Dynamic Computation Migration at the Edge: Is There an Optimal Choice?" *Proceedings of the IEEE/ACM 2019 Great Lakes Symposium on VLSI (GLSVLSI 2019)*, Washington DC, May 2019. doi: 10.1145/3299874.3319336
- C319** D. Peroni, M. Imani, H. Nejatollahi, N. Dutt, and T. Rosing, "ARGA: Approximate Reuse for GPGPU Acceleration," *Proceedings of the 56th Design Automation Conference 2019 (DAC 2019)*, Las Vegas, June 2019. doi: 10.1145/3316781.3317776.
- C320** E. Naeini, S. Shahhosseini, A. Subramanian, T. Yin, A. Rahmani, and N. Dutt, "An Edge-Assisted and Smart System for Real-Time Pain Monitoring," *Proceedings of the Fourth IEEE/ACM Conference on Connected Health: Applications, Systems and Engineering Technologies (CHASE 2019)*, Washington DC, September 2019. DOI: 10.1109/CHASE48038.2019.00023

- C321** B. Maity, B. Donyanavard, N. Venkatasubramanian, and N. Dutt, "Workload characterization for memory management in emerging embedded platforms", *Proc. The 6th International Embedded Systems Symposium (IESS 2019)*, Friedrichshafen, Germany, September 2019. DOI: [DOI](#)
- C322** C. Hsieh, A. Amiri Sani, and N. Dutt, "SURF: Self-aware Unified Runtime Framework for Parallel Programs on Heterogeneous Mobile Architectures," *Proceedings of the 27th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2019)*, Cusco, Peru, October 2019. DOI: 10.1109/VLSI-SoC.2019.8920374
- C323** B. Donyanavard, A. Sadighi, F. Maurer, T. Mück, A. Rahmani, A. Herkersdorf, and N. Dutt, "SOSA: Self-optimizing Learning with Self-adaptive Control for Hierarchical SoC Management," *IEEE/ACM International Symposium on Microarchitecture (MICRO-52)*, October 2019, USA. DOI: <https://doi.org/10.1145/3352460.3358312>
- C324** E. Rambo, T. Kadeed, R. Ernst, M. Seo, F. Kurdahi, B. Donyanavard, C. de Melo, B. Maity, K. Moazzemi, K. Stewart, S. Yi, A. Rahmani, N. Dutt, F. Amurer, N. Doan, A. Surhonne, T. Wild, and A. Herkersdorf, "The Information Processing Factory – A Paradigm for Life Cycle Management of Dependable Systems," *Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2019)*, New York, NY, October 2019. DOI: 10.1145/3349567.3357391
- C325** H. Nejatollahi, R. Cammarota, and N. Dutt, "Flexible NTT Accelerators for RLWE Lattice-Based Cryptography," *Proceedings of the 2019 IEEE 37th International Conference on Computer Design (ICCD 2019)*, Abu Dhabi, UAE, November 2019.. DOI: 10.1109/ICCD46524.2019.00052
- C326** T. Lee, M. Levorato, and N. Dutt, "DNN-Assisted Sensor for Energy-Efficient ECG Monitoring," *Proceedings of the 2019 IEEE Global Communications Conference (GLOBECOM 2019)*, Honolulu, December 2019. DOI: 10.1109/GLOBECOM38437.2019.9014002
- C327** F. Maurer, B. Donyanavard, A. Rahmani, N. Dutt, and A. Herkersdorf, "Emergent Control of MPSoC Operation by a Hierarchical Supervisor / Reinforcement Learning Approach," *Proceedings of the 2020 Conference on Design, Automation and Test in Europe (DATE 2020)*, March 2020. DOI: 10.23919/DATE48585.2020.9116574
- C328** J. Laitala, M. Jiang, E. Syrjälä, E. Naeini, A. Airola, A. Rahmani, N. Dutt and P. Liljeberg, "Robust ECG R-peak Detection Using LSTM," *Proceedings of the 35th ACM Symposium on Applied Computing (SAC 2020)*, Brno, Czech Republic, March 30-April 3, 2020. DOI: <https://doi.org/10.1145/3341105.3373945>
- C329** L. Williams, A. Rahmani, G. Hayes, N. Dutt and Y. Guo, "HCI and mHealth Wearable Tech: A Multidisciplinary Research Challenge," *Proceedings of CHI 2020*, Honolulu, USA, April 2020. DOI: <https://doi.org/10.1145/3334480.3375223>
- C330** H. Nejatollahi, S. Shahhosseini, R. Cammarota, and N. Dutt, "Exploring Energy Efficient Quantum-resistant Signal Processing Using Array Processors," *Proceedings of the 45th IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2020)*, Barcelona, Spain, May 2020. DOI: 10.1109/ICASSP40776.2020.9053653
- C331** H. Nejatollahi, M. Imani, R. Cammarota, N. Dutt, and T. Rosing, "CryptoPIM: In-Memory Acceleration for RLWE Lattice-based Cryptography," *Proceedings of the 57th Design Automation Conference 2020 (DAC 2020)*, San Francisco, July 2020. DOI: 10.1109/DAC18072.2020.9218730
- C332** A. Balaji, P. Adiraju, H. Kashyap, A. Das, J. Krichmar, N. Dutt and F. Catthoor, "PyCARL: A PyNN Interface for Hardware-Software Co-Simulation of Spiking Neural Network," *Proceedings of the 2020 International*

Joint Conference on Neural Networks (IJCNN2020), Glasgow, Scotland, July 2020. DOI: 10.1109/IJCNN48605.2020.9207142

- C333** M. Vishwanath, S. Jafarlou, I. Shin, N. Dutt, A. Rahmani, M. Lim, and H. Cao "Classification of Electroencephalogram in a Mouse Model of Traumatic Brain Injury Using Machine Learning Approaches," *Proceedings of the 2020 42nd Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC 2020)*, Montreal, Canada, July 2020. DOI: 10.1109/EMBC44109.2020.9175915
- C334** D. Seo, S. Shahhosseini, M. Mehrabadi, B. Donyanavard, S. Lim, N. Dutt, and A. Rahmani, "Dynamic iFogSim: A Framework for Full-Stack Simulation of Dynamic Resource Management in IoT Systems," *Proceedings of IEEE COINS 2020 (COINS 2020)*, August, Month 2020. DOI: 10.1109/COINS49042.2020.9191663
- C335** T. Lee, K. Vo, W. Baek, M. Khine, and N. Dutt, "STINT: Selective Transmission for Low-Energy Physiological Monitoring," *Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED-2020)*, Boston, MA, August 2020. DOI: <https://doi.org/10.1145/3370748.3406563>
-
- C336** B. Maity, B. Donyanavard, and N. Dutt, "Self-aware Memory Management for Emerging Energy-efficient Architectures", Invited Paper, *Proc. 11th Eleventh International Green And Sustainable Computing Conference (IGSC 2020)*, October 19-22, 2020. DOI: 10.1109/IGSC51522.2020.9291086
- C337** W. Jang, H. Jeong, K. Kang, N. Dutt, and J. Kim, "R-TOD: Real-Time Object Detector with Minimized End-to-End Delay for Autonomous Driving," *Proceedings of the 24th IEEE International Real-Time Systems Symposium (RTSS 2020)*, December 1-4, 2020. DOI: 10.1109/RTSS49844.2020.00027
- C338** A. Aqajari, E. Kasaeyan, M. Mehrabadi, S. Labbaf, N. Dutt, and A. Rahmani, "pyEDA: An Open-Source Python Toolkit for Pre-processing and Feature Extraction of Electrodermal Activity," *Proceedings of the 12th International Conference on Ambient Systems, Networks and Technologies (ANT 2021)*, Warsaw, Poland, March 23-26, 2021. DOI: <https://doi.org/10.1016/j.procs.2021.03.021>
- C339** K. Vo, E. Kasaeyan, A. Naderi, D. Jilani, A.M. Rahmani, N. Dutt, and H. Cao, "P2E-WGAN: ECG Waveform Synthesis from PPG with Conditional Wasserstein Generative Adversarial Networks," *Proceedings of the The 36th ACM/SIGAPP Symposium On Applied Computing (SAC'21)*, 2021, Virtual. DOI: <https://doi.org/10.1145/3412841.3441979>
- C340** S. Yi, T. Kim, J. Kim, and N. Dutt, "Energy-Efficient Adaptive System Reconfiguration for Dynamic Deadlines in Autonomous Driving" *Proceedings of the 24th IEEE International Symposium on Real-Time Distributed Computing (ISORC 2021)*, June 1-3, 2021. DOI: 10.1109/ISORC52013.2021.00023
- C341** S. Shahhosseini, E. Kasaeyan, M. Mehrabadi, D. Seo, A. Kanduri, A.M. Rahmani, and N. Dutt, "Towards Smart and Efficient Health Monitoring Using Edge-Enabled Situational-Awareness," *Proceedings of the 3rd IEEE International Conference on Artificial Intelligence Circuits & Systems (AICAS 2021)*, June 2021, Virtual, DOI: 10.1109/AICAS51828.2021.9458477
- C342** A. Balaji, S. Song, T. Titirsha, A. Das, J. Krichmar, N. Dutt and J. Shackleford, N. Kandasamy, and F. Cathoor, "NeuroXplorer 1.0: An Extensible Framework for Architectural Exploration with Spiking Neural Networks," *Proceedings of ICONS 2021: International Conference on Neuromorphic Systems 2021*, Virtual, July 2021. DOI: <https://doi.org/10.1145/3477145.3477156>

- C343** Ali Tazarv, Sina Labbaf, Amir M. Rahmani, Nikil Dutt, and Marco Levorato, "Data Collection and Labeling of Real-Time IoT-Enabled Bio-Signals in Everyday Settings for Mental Health Improvement," ACM International Conference on Information Technology for Social Good (GoodIT'21), September 2021, Italy. Pages 186–191 DOI: <https://doi.org/10.1145/3462203.3475918>
- C344** M. Vishwanath, S. Jafarlou, I. Shin, N. Dutt, A. Rahmani, C. Jones, M. Lim, and H. Cao, "Investigation of Machine Learning and Deep Learning Approaches for Detection of Mild Traumatic Brain Injury from Human Sleep Electroencephalogram," *Proceedings of the 2021 43rd Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC 2021)*, Virtual, October 2021. DOI: 10.1109/EMBC46164.2021.9630423
- C345** Ali Tazarv, Sina Labbaf, Stephanie Reich, Amir M. Rahmani, Nikil Dutt, and Marco Levorato, "Personalized Stress Monitoring using Wearable Sensors in Everyday Settings," *Proceedings of the 2021 43rd Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC 2021)*, Virtual, October 2021. DOI: 10.1109/EMBC46164.2021.9630224
- C346** M. Mehrabadi, A. Aqajari, M. Azimi, C. Downs, N. Dutt, and A. M. Rahmani, "Detection of COVID-19 Using Heart Rate and Blood Pressure: Lessons Learned from Patients with ARDS," *Proceedings of the 2021 43rd Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC 2021)*, Virtual, October 2021. DOI: 10.1109/EMBC46164.2021.9629794
- C347** E. Naeini, S. Shahhosseini, A. Kanduri, P. Liljeberg, A. Rahmani and N. Dutt, "AMSER: Adaptive Multi-modal Sensing for Energy Efficient and Resilient eHealth Systems," *Proceedings of the 2022 Conference on Design, Automation and Test in Europe (DATE 2022)*, March 2022. DOI: 10.23919/DATE54114.2022.9774590
- C348** S. Shahhosseini, T. Hu, D. Seo, A. Kanduri, B. Donyanavard, A. Rahmani, and N. Dutt "Hybrid Learning for Orchestrating Deep Learning Inference in Multi-user Edge-cloud Networks," *Proceedings of the 2022 International Symposium on Quality Electronic Design (ISQED 2022)*, Virtual, April 2022. DOI: 10.1109/ISQED54688.2022.9806291
(BEST PAPER AWARD)
- C349** K. Vo, M. Vishwanath, R. Srinivasan, N. Dutt, and H. Cao, "Composing Graphical Models With Generative Adversarial Networks For EEG Signal Modeling," *Proceedings of the 2022 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2022)*, Singapore, May 2022. DOI: 10.1109/ICASSP43922.2022.9747783
- C350** D. Amiri, J. Takalo-Mattila, L. Bedogni, M. Levorato and N. Dutt, "SIC-EDGE: Semantic Iterative ECG Compression for Edge-Assisted Wearable Systems," *Proceedings of the 23rd IEEE International Symposium on a World of Wireless, Mobile and Multimedia Networks (WoWMoM)*, Belfast, Ireland, June 2022. DOI: 10.1109/WoWMoM54355.2022.00036
- C351** S. Shahhosseini, Y. Ni, E. Naeini, M. Imani, A. Rahmani and N. Dutt, "Flexible and Personalized Learning for Wearable Health Applications using HyperDimensional Computing," *Proceedings of the International Great Lakes VLSI Conference (GLVLSI-2022)*, Irvine, CA, June 2022, DOI: 10.1145/3526241.3530373
- C352** M. Vishwanath, N. Dutt, A. Rahmani, M. Lim, and H. Cao, "Label Alignment Improves EEG-Based Machine Learning-Based Classification of Traumatic Brain Injury" *Proceedings of the 2022 44th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC 2022)*, Glasgow, UK, July 2022. PMID: 36085737 DOI: 10.1109/EMBC48229.2022.9871268

- C353** S. Jafarlou, N. Dutt, A. M. Rahmani, and S. Moosavi, "ECG Biosignal Deidentification Using Conditional Generative Adversarial Networks," *Proceedings of the 2022 44th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC 2022)*, Glasgow, UK, July 2022. PubMed ID: 36086579 DOI: 10.1109/EMBC48229.2022.9872015
- C354** M. Mehrabadi, A. Aqajari, A. Zargari, N. Dutt, and A. M. Rahmani, "Novel Blood Pressure Waveform Reconstruction from Photoplethysmography using Cycle Generative Adversarial Networks," *Proceedings of the 2022 44th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC 2022)*, Glasgow, UK, July 2022. PMID: 36086575 DOI: 10.1109/EMBC48229.2022.9871962
- C355** Lars Niermeier, K. Chen, J. Xing, A. Das, J. Kopsick, E. Scott, N. Sutton, K. Weber, N. Dutt and J. Krichmar, "CARLsim 6: An Open Source Library for Large Scale, Biologically Detailed Spiking Neural Network Simulation," *Proceedings of the 2022 International Joint Conference on Neural Networks (IJCNN2022)*, Padua, Italy, July 2022. DOI: 10.1109/IJCNN55064.2022.9892644
- C356** D. Seo, B. Maity, P. Chen, D. Yun, B. Donyanavard, and N. Dutt, "ProSwap: Period-aware Proactive Swapping to Maximize Embedded Application Performance," *Proceedings of the IEEE 16th International Conference on Networking, Architecture, and Storage (NAS 2022)*, Philadelphia, October 2022, DOI: 10.1109/NAS55553.2022.9925330
- C357** M. Issa, S. Shahhosseini, Y. Ni, T. Hu, D. Abraham, A. Rahmani, N. Dutt and M. Imani, "Hyperdimensional Hybrid Learning on End-Edge-Cloud Networks," *Proceedings of the 2022 IEEE International Conference on Computer Design (ICCD 2022)*, Lake Tahoe, CA, October 2022, DOI: 10.1109/ICCD56317.2022.00100
- C358** M. Ji, S. Yi, C. Koo, S. Ahn, D. Seo, N. Dutt, and J. Kim, "Demand Layering for Real-Time DNN Inference with Minimized Memory Usage," *Proceedings of the 26th IEEE International Real-Time Systems Symposium (RTSS 2022)*, December 5-8, 2022. DOI:
- C359** Renira Soares, Matheus Isquierdo, Felipe Sampaio, Amir Rahmani, Nikil Dutt, Daniel Palomino and Bruno Zatt, "Error Resilience Evaluation of Approximate Storage in the Motion Compensation of VVC Decoders," *Proceedings of the 14th IEEE Latin America Symposium on Circuits and Systems (LASCAS 2023)*, Quito, Ecuador, Feb 28-Mar3, 2023. DOI:

PREMIER REFEREED WORKSHOPS AND MEETINGS

- W1** N.D. Dutt, "A Language for Designer Controlled Behavioral Synthesis," *1989 ACM/IEEE Physical Design Workshop*, Long Beach, CA, May 2, 1989 (*Invitation-only workshop*).
- W2** N.D. Dutt, "Annotated Textual State Tables: An Intermediate Representation for Synthesis," *IEEE Design Automation Workshop*, Scottsdale, AZ, Jan 22, 1990 (*Invitation-only workshop*).
- W3** N.D. Dutt and J.R. Kipps, "Bridging High Level Synthesis to RTL Technology Libraries," *ACM/IEEE Fifth International Workshop on High Level Synthesis*, Buehlerhoehe, Germany, March 1991.
- W4** P.K. Jha and N.D. Dutt, "Rapid Estimation for Parameterized Components in High-Level Synthesis," *ACM/IEEE Sixth International Workshop on High Level Synthesis*, Dana Point, CA, November 1992.
- W5** P.K. Jha and N.D. Dutt, "Generic Component Sets and Rapid Technology Projection for High-Level Design Applications," *The 4th ACM/IEEE Physical Design Workshop*, Lake Arrowhead, CA, April 1993.

- W6 C. Ramachandran, P.K. Jha, F. Kurdahi and N.D. Dutt, "The Effects of Variations in Component Styles and Shapes on Functional Synthesis," *Proceedings of The International IFIP Workshop on Logic and Architecture Synthesis*, Grenoble, France, December 1993.
- W7 N.D. Dutt, "High-Level Synthesis for Real Architectures -- An Academic HLS View," *1994 IEEE Winter VLSI Workshop*, La Jolla, CA, April 1994 (Invited talk).
- W8 S. Novack, A. Nicolau and N.D. Dutt, "A Unified Code Generation Approach Using Mutation Scheduling," *First Workshop on Code Generation for Embedded Processors*, Schloss Dagstuhl, Germany, August 1994 (Invited talk and paper).
- W9 D. Kolson, A. Nicolau and N.D. Dutt, "Register Allocation for Embedded Processors with Non-Uniform Register Files," *Second Workshop on Code Generation for Embedded Processors*, Belgium, March 1996 (Invited talk).
- W10 N.D. Dutt, "Software Synthesis for Embedded Systems: What's new?," *1996 Dagstuhl workshop on Design Automation for Embedded Systems*, Schloss Dagstuhl, Germany, April 1996.
- W11 N.D. Dutt, Position Statement at the *National Science Foundation Workshop on Future Research Directions in CAD for Electronic Systems*: "Putting the 'D' Back in CAD," Seattle, WA, May 13-14, 1996.
- W12 A. Halambi, A. Nicolau and N.D. Dutt, "Retaining Semantic Information for Improved Code Generation," *Third Workshop on Code Generation for Embedded Processors*, Haus Bommerholz, Witten, Germany, March 1998 (Invited talk).
- W13 P. Grün, A. Nicolau & N.D. Dutt, "Automatic Generation of a Software Toolkit from EXPRESSION," *Fourth Workshop on Software and Compilers for Embedded Systems*, St. Goar, Germany, August 1999. (Invited talk).
- W14 A. Halambi, N.D. Dutt and A. Nicolau, "Customizing Software Toolkits for Embedded System-On-Chip," *International IFIP Workshop on Distributed and Parallel Embedded Systems(DIPES2000)*, Paderborn University, Germany, October 2000.
- W15 P. Grun, N.D. Dutt and A. Nicolau, "Aggressive Memory-Aware Compilation," *The 2nd Workshop on Intelligent Memory Systems*, In conjunction with *ASPLOS-IX*, Boston Massachusetts, November 12, 2000.
- W16 A. Halambi, A. Shrivastava, N.D. Dutt and A. Nicolau, "A Customizable Compiler Framework for Embedded Systems," *Fifth Workshop on Software and Compilers for Embedded Systems (SCOPES 2001)*, St. Goar, Germany, March 2001.
- W17 P. Mishra, F. Rousseau, N.D. Dutt and A. Nicolau, "Architecture Description Language Driven Design Space Exploration in the Presence of Coprocessors," *Proceedings of the 10th (SASIMI 2001)*, October 2001.
- W18 P. Mishra, N. Krishnamurthy, N. Dutt and M. Abadir, "A Property Checking Approach to Microprocessor Verification using Symbolic Simulation," *Microprocessor Test and Verification (MTV)*, Austin, Texas, June 2002.
- W19 R. Cornea, S. Mohapatra, N.D. Dutt, R.K. Gupta, I. Kreuger, A. Nicolau, D. Schmidt, S.K. Shukla, and N. Venkatasubramanian, "A Model-Based Approach to System Specification for Distributed Real-time and Embedded Systems," *9th IEEE Real-time/Embedded Technology and Applications Symposium Workshop on Model-Driven Embedded Systems, (RTAS 2003)*, Washington, D.C., May 2003.

- W20** S. Mohapatra, R. Cornea, N.D. Dutt, A. Nicolau, and N. Venkatasubramanian, "Power-Aware Multimedia Streaming in Heterogenous Multi-User Environments," *IFIP/IEEE International Workshop on Concurrent Information Processing and Computing (CIPC 2003)* Sinaia, Romania, July 2003.
- W21** R. Cornea, N.D. Dutt, R. Gupta, S. Mohapatra, A. Nicolau, C. Pereira, S. Shukla and N. Venkatasubramanian, "ServiceFORGE: A Software Architecture for Power and Quality Aware Services," *International Workshop on Service-Based Software Engineering (co-located with Formal Methods in Europe – FME)*, Pisa, Italy, September 2003.
- W22** S. Pasricha, S. Mohapatra, M. Luthra, N.D. Dutt and N. Venkatasubramanian, "Reducing Backlight Power Consumption for Streaming Video Applications on Mobile Handheld Devices," *First Workshop on Embedded Systems for Real-Time Multimedia*, Newport Beach, CA, October 3-4 2003.
- W23** H. Tomiyama, H. Takada and N.D. Dutt, "Data Organization Exploration for Low Energy Address Buses," *First Workshop on Embedded Systems for Real-Time Multimedia*, Newport Beach, CA, October 3-4 2003.
- W24** N. Bansal, S. Gupta, N.D. Dutt and A. Nicolau, "Analysis of Coarse-Grain Reconfigurable Architectures with Different Processing Element Configurations," *Second Workshop on Application-Specific Processors (WASP'03)*, San Diego, CA, Dec. 2003.
- W25** R. Cornea, S. Mohapatra, N.D. Dutt, A. Nicolau, and N. Venkatasubramanian, "Managing Cross-Layer Constraints for Interactive Mobile Multimedia," *Workshop on Constraint-aware Embedded Software*, Cancun, December 2003.
- W26** Partha Biswas, Sudarshan Banerjee, Nikil Dutt, Laura Pozzi, and Paolo Ienne, "Fast Automated Generation of High-Quality Instruction Set Extensions for Processor Customization," *Third Workshop on Application-Specific Processors (WASP'04)*, Stockholm, Sweden, September 2004. **(BEST PAPER AWARD CANDIDATE)**
- W27** G. Madl and N. Dutt, "Domain-specific Modeling of Power Aware Distributed Real-time Embedded Systems", *SAMOS VI: Workshop on Embedded Computer Systems: Architectures, MOdeling, and Simulation*, 2006. (Proceedings published as Book Chapter BC20.)
- W28** M. Kim, D. Massaguer, N. Dutt, S. Mehrotra, S. Ren, M. Oliver, C. Talcott and N. Ventakasubramanian, "A Semantic Framework for Reconfiguration of Instrumented Cyber Physical Spaces", *Workshop for Event-based Semantics (WEBS)*, (Colocated with CPSWeek/RTAS 2008), St. Louis, MO, April 2008.
- W29** M. Richert, J. Moorkanikara, N. Dutt and J. Krichmar, "Biologically plausible homeostasis and STDP: Stability and learning patterned inputs in spiking neural networks," *Neuroscience 2010*, San Diego, CA Nov. 2010. (poster)
- W30** L. Bathen and N. Dutt, "Virtualizing on-chip distributed memories for low power, error-resilient, secure Systems-on-Chip," *Memory Architecture and Organization Workshop 2011 (MeAOW 2011)*, Taipei, Taiwan, Oct. 2011.
- W31** N. Dutt, "Memory Virtualization and Security for Embedded Systems," *Workshop on Embedded Systems Security (WESS 2011)*, Taipei, Taiwan, Oct. 2011. (invited talk)
- W32** Y. Hara-Azumi, H. Tomiyama, S. Yamashita, and N. Dutt, "High-Level Synthesis Using Partially-Programmable Resources for Yield Improvement," *Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI 2012)*, Oita, Japan, Mar. 2012.

- W33** N. Dutt, "US National Science Foundation (NSF) program on "Variability Expeditions"," DATE-2012 Workshop on Facing dependability challenges at nanoscale: from devices to systems, Dresden, Germany, March 2012. (invited talk)
- W34** M. Avery, N. Dutt and J. Krichmar, "Mechanisms and circuitry underlying basal forebrain enhancement of top-down and bottom-up attention," Computational and Systems Neuroscience (Cosyne) 2013, Salt Lake City, March 2013. (poster)
- W35** M. Beyeler, N. Dutt, and J. Krichmar, "Spiking neural network model of visual pattern recognition and decision-making using a stochastic STDP learning rule", 20th Joint Symposium on Neural Computation, California Institute of Technology, Pasadena, CA, June 2013. (poster)
- W36** K. Carlson, J. Nageswaran, M. Richert, N. Dutt, and J. Krichmar, "Stabilizing STDP in Spiking Neural Networks with Homeostatic Synaptic Scaling", 20th Joint Symposium on Neural Computation, California Institute of Technology, Pasadena, CA, June 2013. (poster)
- W37** M. Beyeler, M. Richert, J. Nageswaran, N. Dutt, and J. Krichmar, "Large-scale spiking neural network model of visual motion processing," 43rd Annual Meeting of the Society for Neuroscience (SfN 2013), San Diego, CA., November 2013. (poster)
- W38** K. Carlson, J. Nageswaran, M. Richert, N. Dutt, and J. Krichmar, "The Efficient Coding Hypothesis: A Possible Tuning Function for Developing Spiking Neural Networks," 43rd Annual Meeting of the Society for Neuroscience (SfN 2013), San Diego, CA., November 2013. (poster)
- W39** J. Gonzalez-Lugo, R. Cammarota, A. Avila-Ortega, and N. Dutt, "A new characterization approach to model GPGPU applications and derive hints for their optimization," *2013 Compiler, Architecture and Tools Conference*, Haifa, Israel, November 2013.
- W40** K. Carlson, M. Richert, J. Nageswaran, N. Dutt, and J. Krichmar, "Using Evolutionary Algorithms and the Efficient Coding Hypothesis to Tune Spiking Neural Networks", 21st Joint Symposium on Neural Computation, Irvine, CA, June 2014. (poster)
- W41** M. Shoushtari, A. BanaiyanMofrad, and N. Dutt, "Partially-Forgetful Memories: Relaxing Memory Guard-bands for Approximate Computing," 2nd Workshop on Approximate Computing Across the Stack (WACAS 2015), held in conjunction with ASPLOS 2015, Istanbul, Turkey, March 2015.
- W42** M. Levorato, N. Venkatasubramanian and Nikil Dutt, "Heat-Aware Transmission Strategies", Proceedings of Information Theory and Applications Workshop (ITA), San Diego, CA, Feb. 1-6, 2015.
- W43** N. Dutt, "Revisiting Self-Awareness for Embedded Computing: A Poor Man's Lessons from Neuroscience," Workshop Computing in Heterogeneous, Autonomous 'N' Goal-oriented Environments (CHANGE 2015), co-located with Design Automation Conference (DAC) 2015, San Francisco, CA, June 2015.
- W44** M. Beyeler, M. Richert, N. Oros, N. Dutt and J. Krichmar, "A cortical neural network model of visual motion perception for decision-making and navigation," Computational and Systems Neuroscience (Cosyne) 2016, Salt Lake City, February 2016. (poster)
- W45** N. Dutt, "How (Self-)Aware is My System?," Workshop Computing in Heterogeneous, Autonomous 'N' Goal-oriented Environments (CHANGE 2016), co-located with Design Automation Conference (DAC) 2016, Austin, TX, June 2016.

- W46** M. Shoushtari, A. Rahmani, and N. Dutt, "Quality-Configurable Approximate Memory Hierarchy: A Formal Control Theory Approach" The 2018 Workshop on Approximate Computing Across the Stack (WAX 2018), held in conjunction with ASPLOS 2018, Williamsburg, VA, March 2018.
- W47** J. Lee, S. Labbaf, A. Rahmani, P. Kehoe, and N. Dutt, "Wearable Internet-of-Things Technology: An Immigrant Dementia Caregivers Pilot Intervention," The Alzheimer's Association International Conference (AAIC'19), 2019, USA.
- W48** M. Vishwanath, S. Jafarlou, I. Shin, N. Dutt, A. Rahmani, M. Lim, and H. Cao, "Classification of Traumatic Brain Injury in a Mouse Model Using Quantitative Electroencephalogram Methods and Machine Learning Approaches," The Biomedical Engineering Society Annual Meeting (BMES'20), October 2020, USA. (poster)
- W49** Borg, H., Dutt, N., Rahmani, A., Vasquez, H., Heredia, M., Navarrete, M., Guo, Y. A Self-Management Model: Using Wearable Devices for Continuous Monitoring During the Perinatal Period. Poster Presentation Accepted, National Perinatal Association Annual Conference, March 25-27, 2020, Aurora, Colorado. (poster)
- W50** Guo, Y., Onwuka, J., Pimentel, P., Rahmani, A., Dutt, N. Association between Exercise and Stress for At-Risk Hispanic Pregnant Women. National Hispanic Medical Association Conference on Hispanic Health, May 1-3, 2020, Washington, DC. (poster)
- W51** Guo, Y., Onwuka, J., Pimentel, P., Turner, A., Rahmani, A., Dutt, N. Engagement of Communities to Promote Maternal and Infant Health Equity. Poster Presentation Accepted (Track: Health Equity Leading Practices, Measurement and ROI), Institute for Diversity and Health Equity 2020 National Leadership and Education Conference, June 17-19, 2020, Cleveland, Ohio. (poster)
- W52** Rahmani, A., Labbaf, S., Guo, Y., Tazarv, A., Levorato, M., Dutt, N. UNITE Technological Design: Promotion of Maternal Health Equity in Underserved Communities in Orange County, California. Poster Presentation Accepted (Track: The impact of Tech on Health Equity, Inclusion and Diversity), Institute for Diversity and Health Equity 2020 National Leadership and Education Conference (NLEC'20), June 17-19, 2020, Cleveland, Ohio. (poster)
- W53** Jimah, T., Borg, H., Kehoe, P., Labbaf, S., Mehrabadi, A. M., Rahmani, A., Dutt, N., & Guo, Y. (2021, August). Two Happy Hearts: A Technology-Based Personalized Health Self-Management Model for Pregnant Women. Poster presented at American Nursing Informatics Association Conference, San Diego, California.
- W54** Jimah, T., Borg, H., Mehrabadi, A. M., Labbaf, S., & Guo, Y. (2021, June). A Digital Health Approach to Promote Emotional Well-Being in Pregnant Women: The Two Happy Hearts Case Study. Poster presented at Association of Women's Health, Obstetric and Neonatal Nurses Conference, Orlando, Florida.
- W55** Jimah, T., Borg, H., Pimentel, P., Turner, A., & Guo, Y. (2021, May). Adapting the Two Happy Hearts Model to improve maternal and infant care during the COVID-19 pandemic. Poster presented at Association of Maternal & Child Health Programs Virtual Annual Conference.

PANELS AND TUTORIALS

PANELS

- P1** Panel Statement: "How 'High' is High-Level Synthesis?", *IEEE Computer Society 1992 Workshop on VLSI*, Clearwater Beach, FL, February 2-5, 1992.

- P2** Panel Moderator: “Physical Design Models at the Behavioral Level,” *Focused Workshop on Linking Behavioral and Physical Models of Hardware*, Irvine, CA, May 30, 1992.
- P3** Panel Statement: “Hardware/Software Co-Design: Are there any new problems?,” *IEEE First Asia Pacific Conference on Hardware Description Languages, Standards and Applications*, Australia, December 1993.
- P4** Panel Organizer & Moderator: “Design Reuse: Fact or Fiction?” *31st ACM/IEEE Design Automation Conference*, San Diego, CA, June 1994.
- P5** Panel Organizer & Moderator: “Impact of Memory Technology and Architectures on System Synthesis,” *International Symposium on System Synthesis (ISSS-97)*, Antwerp, Belgium, September 1997.
- P6** Panel Organizer & Moderator: “If Software is King for Systems-on-Silicon, What’s New in Compilers?” *ICCD-97: International Conference on Computer Design*, Austin, TX, October 1997.
- P7** Panel Organizer: “IP-Based Design: VIP (Very Important Process) or RIP (Rest in Peace)?” *International Symposium on System Synthesis (ISSS-98)*, Hsinchu, Taiwan, December 1998.
- P8** Panel Organizer: “Driving Agenda in Systems Research,” *International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2003)*, Newport Beach, CA, Oct. 2003.
- P9** Panel Organizer: “Multi-Processor Platforms for Next Generation Embedded Systems,” *ASPDAC-2007*, Yokohama, January 2007.
- P10** Panel Participant: “Modeling of Software-Hardware Complexes,” *International Embedded Systems Symposium*, Irvine, CA, May 2007.
- P11** Panel Participant: “Best Ways to use Billions of Devices on a Chip,” *ASPDAC-2008, Seoul, Korea*, January 2008.
- P12** Panel Participant: “Methodologies for On-Chip Communication Design: Trends and Challenges,” *MEMOCODE-2008, Anaheim, CA, June 2008*.
- P13** Panel Participant: “ESL Hand-off: Fact or EDA Fiction?,” *DAC-2008, Anaheim, CA, June 2008*.
- P14** Panel Participant: “An inter-continental approach to solve dependability challenges?,” *DATE-2012 Workshop on Facing dependability challenges at nanoscale: from devices to systems, Dresden, Germany, March 2012*.
- P15** Panel Participant: “What don’t we know about CPS architecture?” *ESWEEK-2014 First Workshop on Cyber-Physical System Architectures and Design Methodologies, October 17, 2014, New Delhi, India*.
- P16** Panel Participant: “On the future of autonomic/self-aware computing systems: chimera or reality?” *Workshop Computing in Heterogeneous, Autonomous 'N' Goal-oriented Environments (CHANGE 2015), co-located with Design Automation Conference (DAC) 2015, San Francisco, CA, June 2015*.
- P17** Panel Chair: “What does Self-Awareness entail in CPS?” *SelfPhyS: Self-Awareness in Cyber-Physical Systems Workshop: 2016, collocated with CPSWeek 2016, Vienna, Austria, April 2016*.

TUTORIALS AT CONFERENCES

- TC1 "Design Representation in Synthesis," presented at the *1989 VHDL Users' Group Meeting*, Redondo Beach, CA, October 1989.
- TC2 "High Level Design Synthesis: Specifications, Algorithms and Tools," presented at *the 27th ACM/IEEE Design Automation Conference*, June, 1990.
- TC3 "High-Level Chip and System Synthesis," presented at the *IEEE Asia-Pacific Conference on Circuits and Systems 1992 (APCCAS 92)*, December 1992.
- TC4 "High-Level Synthesis," *4th International IFIP 10.5 Working Conference on Electronic Design Automation Frameworks*, Gramado, Brazil, December 1994 (*Invited Tutorial*).
- TC5 "High-Level Synthesis," *4th International Conference on VLSI and CAD (ICVC-95)*, Seoul, Korea, October 1995 (*Invited Tutorial*).
- TC6 "High-Level Synthesis," *IFIP WG 10 State-of-the-Art Seminar Series*, Bangalore, India, January 1996 (*Invited Tutorial*).
- TC7 "ILP Compilation Techniques for Embedded Processors," presented at the *Design, Automation and Test in Europe (DATE'98) Conference*, February 1998.
- TC8 "Embedded Memories in System Design - From Technology to Systems Architecture," presented at the *IEEE/ACM International Conference on Computer-Aided Design (ICCAD-98)*, November 1998.
- TC9 "Embedded Memories in System Design - From Technology to Systems Architecture," presented at the *36th ACM/IEEE Design Automation Conference*, June 1999.
- TC10 "Embedded Memory in Systems - From Architecture to Design Technology," presented at *the Design, Automation, and Test in Europe (DATE'2000) Conference*, March 2000.
- TC11 "System and Architecture-level Power Reduction of Microprocessor-based Communication and Multi-media Applications," embedded tutorial presented at the *IEEE/ACM International Conference on Computer-Aided Design (ICCAD-2000)*, November 2000.
- TC12 "Embedded Memories in System Design: Technology, Application, Design and Tools," presented at the *VLSI Design 2001 Conference*, Bangalore, India, January 2001.
- TC13 "New Directions in Compiler Technology for Embedded Systems," presented at the *Asia and South Pacific Design Automation Conference (ASP-DAC 2001)*, Yokohama, Japan, January 2001.
- TC14 "What's New in Compilers for Embedded Systems?" presented at the *XIV Symposium on Integrated Circuits and System Design (SBCCI-2001)*, Pirenopolis, Brazil, September 2001.
- TC15 "Low-Power/Low Energy Embedded Software: What, Why and How?" presented at the *IEEE/ACM International Conference on Computer-Aided Design (ICCAD-2001)*, November 2001.
- TC16 "On-Chip Communication Architectures: Current Practice, Research and Trends" presented at the *Asia and South Pacific Design Automation Conference (ASP-DAC 2006)*, Yokohama, Japan, January 2006.
- TC17 "Hardware and Software Techniques for Multimedia Systems" presented at the *International Conference on Multimedia & Expo (ICME 2006)*, July 2006.

- TC18 " SoC Communication Architectures: Technology, Current Practice, Research and Trends," presented at *the VLSI Design 2007 Conference*, Bangalore, India, January 2007.
- TC19 "Bus-based Communication Architectures," presented at *the Design, Automation, and Test in Europe (DATE'2007) Conference*, April 2007.
- TC20 "Cross-Layer Approaches to Designing Reliable Systems using Unreliable Chips" presented at the *VLSI Design 2008 Conference*, Hyderabad, India, January 2008.
- TC21 "Cross-Layer Approaches to Designing Reliable Systems using Unreliable Chips" presented at the *Asia and South Pacific Design Automation Conference (ASP-DAC 2008)*, Seoul, Korea, January 2008.
- TC22 "Cross-Layer Approaches to Designing Reliable Systems using Unreliable Components," presented at *the Design, Automation, and Test in Europe (DATE'2009) Conference*, April 2009.
- TC23 "Variability-resistant Software and Hardware for Nano-Scale Computing " presented at the *VLSI Design 2012 Conference*, Hyderabad, India, January 2012.
- TC24 "Temperature- and Process Variation-Aware Dependable Embedded Systems" presented at the *Asia and South Pacific Design Automation Conference (ASP-DAC 2013)*, Yokohama, Japan, January 2013.
- TC25 "Self-Awareness in Cyber-Physical Systems" presented at the *VLSI Design 2016 Conference*, Kolkata, India, January 2016.
- TC26 "IoT for Smarter Healthcare: From Device to Architecture, Applications and Analytics," presented at the *VLSI Design 2019 Conference*, New Delhi, India, January 2019.

COURSES TAUGHT

- ICS 280A: SQ90, Graduate course on Algorithms for High Level Synthesis.
- ICS 280B: SQ91, Graduate course on Timing Issues in Specification and Synthesis of Hardware.
- ICS 280C: FQ92, Graduate course on Digital System Testing and Testable Design.
- ICS 290N: FQ90, WQ91, SQ91, FQ91, WQ92, SQ93, Seminar on Design Languages and Representations.
- ICS 299: Every Quarter Since FQ 90, Independent Study.
- ICS 53: SQ00, SQ01, Embedded Computing Systems.
- ICS 151/CS 151: FQ90, FQ91, SQ93, FQ94, FQ95, WQ97, FQ97, FQ00, SQ02, FQ03, FQ04, WQ05, FQ05, WQ06, FQ06, SQ07, SQ08, FQ09, FQ10, FQ11, FQ12, FQ14, FQ15, FQ16, FQ17 Undergraduate Introductory Course on Logic Design.
- ICS 155A: SQ89, FQ89, SQ93, WQ95, FQ95, FQ96, WQ97 Undergraduate Laboratory Course on Logic Design.
- ICS 180D: SQ92, Introduction to Hardware Description Languages.

ICS 198: SQ89, FQ89, WQ90, SQ90, WQ91, SQ91, FQ91, WQ92, WQ96, FQ96, WQ97, SQ97, FQ97, WQ98, SQ98, SQ99, FQ02, WQ03, SQ03 Undergraduate Honor Program.

ICS 199: FQ89, WQ90, SQ90, WQ91, SQ91, FQ91, WQ92, SQ93, WQ96, FQ96, SQ97, SQ98, WQ99, SQ99, FQ01, WQ02, SQ02 Undergraduate Project Course.

ICS226/ICS253: WQ90, SQ91, SQ92, FQ93, WQ95, FQ96, SQ00 Graduate course on Modeling and Design Description Languages.

ICS227/ICS 256: SQ93, FQ95, SQ98, SQ02 Graduate course on Design Synthesis.

ICS 251: SQ01, Graduate course on digital system testing and verification.

ICS 212/CS212/INF 212/CS244/INF4MTX 244: SQ05, FQ05, FQ06, SQ15, FQ15, FQ17 Graduate course on Introduction to Embedded and Ubiquitous Systems.

ICS259: WQ94, FQ94, WQ96, FQ96, SQ97, FQ97, every quarter between FQ98-SQ03, FQ03, SQ04, FQ04: Topics in Design Science.

ICS 202: FQ97, Introductory Seminar for ICS Graduate Students.

ICS 291: FQ97, WQ98, SQ98, FQ99, WQ00, SQ00, FQ02 Directed Research

ICS 399: FQ97, WQ98, SQ98, FQ99, WQ00, SQ00, University Teaching

ECE 299: FQ01, WQ02, SQ02, FQ02, WQ03, SQ03, FQ03, WQ04, SQ04, SQ05 Independent Research

ECE 298: FQ05 EECS Thesis Supervision

UNI STU 3: SQ05, Freshman Seminar

CS 190: FQ17, FQ18 IoT Software and Systems

New Courses Developed and Courses Upgraded

CS 190: FQ17, Undergraduate course on "IoT Software and Systems" (Developed new course lecture and lab material)

CS 246: SQ17, Graduate course on "Dependability, Validation and Testing of Embedded Systems" (new course material developed).

CS 244P: FQ 16, Graduate course on "Intro to the Internet of Things (IoT)" (new course material developed).

CS 190: SQ12, Undergraduate course on "Mobile Embedded Software with Android" (Developed new course lecture and lab material)

ICS 212: SQ05, Graduate course on Introduction to Embedded and Ubiquitous Systems (new course material developed).

ICS 155A: WQ89, Undergraduate Laboratory Course on Logic Design (new course material developed).

ICS 226: FQ89, Graduate course on Modeling and Design Description Languages.

ICS 180D: SQ92, Undergraduate course on Hardware Description Languages.

ICS 280C: FQ92, Graduate course on Digital System Testing and Testable Design.

ICS 155A: WQ94, Undergraduate Laboratory Course on Logic Design (upgraded with Hardware Description Languages and FPGA prototyping tools).

ICS 53: SQ01, Undergraduate course on Embedded Computer Systems (Developed new lab and course lecture material)

INTERNATIONAL EDUCATION AND OUTREACH

UCI-Kookmin I-SURF Research Program: Founding UCI Faculty coordinator, 2016-

UNIVERSITY SERVICE

University-wide Service:

Executive Committee, Industry-University Cooperative Research Program (IUCRP) for Communication and Networking, 2005-2009.

Chair, CORE Proposal Review Committee, Industry-University Cooperative Research Program (IUCRP) for Communication and Networking, November 2007.

Member, UC Discovery Fellow Review Panel, Berkeley, CA, May 2008.

Member, External Review Committee, UCSC/Computer Science & Engineering Academic Program Review, 2015.

Member, External Review Committee, UCSB/Computer Engineering Academic Program Review, Feb. 2021

Campus-Level Service:

UCI Academic Senate Workgroup to Reimagine Graduate Education at UCI, 2021-2022

Chair, ICS Dean Review Committee, 2020.

Future Health ProORU Founding Committee, 2020.

ISB Working Group (IoT/Embedded Systems), 2017.

ICS Dean Search Committee, 2016.

ORU Review Committee: 5-year review of ISR ORU, 2011-2012.

Faculty Tenure Panel: Organized by ICS/Engineering Equity Advisors, November 2011.

UCI Task Force on New Graduate Programs, 2010.

UCI Task Force on Graduate Education, 2010.

Graduate Council: 1996-1998, 2009-2011.

ICS Dean Review Committee, 2008.

Committee on Committees, 2006-2007.

ORU Internal Review Committee: 5-year review of IGB ORU, October 2005.

Council on Educational Policy (CEP), 2002-2005.

Policy Subcommittee, CEP, 2003-2005.

UC LEADS Mentorship Program, Summer 2001, Summer 2003.

Action Committee on Courses, 2000-2002.

Faculty Advisory Committee, Test of English Proficiency (TOEP) Program for non-native English speakers, Summer 2000.

Chair, Subcommittee on Courses, UCI Graduate Council: 1997-1998.

ICS Representative to the Faculty Senate: 1992-1994, 1994-1996.

Committee on Undergraduate Scholarships, Honors and Financial Aid (CUSHFA): 1993-1995, 1995-1996.

UCI Dissertation Fellowship Award Committee: 1996, 1997, 1998.

UCI Committee on Research: Subcommittee for evaluating Multi-Investigator Research Awards: 1998.

ICS Representative to the UCI Defense Conversion Committee: 1993.

Co-Founder, Irvine Research Unit in Computer Systems Design, UCI with N. Bagherzadeh, L. Bic, D. Blough, D. Gajski, K. Kim, F. Kurdahi, A. Nicolau and T. Suda: 1990.

Graduate Minority Mentorship Program: 1993-1994.

Graduate Minority Summer Mentorship Program, Summer: 1991.

Pregraduate Mentorship Program (for minority students): 1990-1991.

School-Level Service:

Chair, SICS Space Committee, 2003-2004, 2004-2005, 2005-2006

Member, SICS Endowed Chair Search Committee: 2003-2004, 2004-2005, 2005-2006, 2006-2007, 2007-2008

Chair, SICS Endowed Chair Search Committee: 2008-2010\

Organizer: AMASE 2012 @UCI: "A Mobile Application Showcase Event", June 14, 2012:

raised corporate donations, organized student team demos and judging competition

Member, CSE Steering Committee: 2014-2021

Member, Bren Search Committee, 2022-2023
Member, ICS Distinctions Committee, 2022-2023

Departmental Service:

Member, CS Department Task Force on Faculty Support, 2022-2023

Chair, CS Systems Faculty Recruiting Committee 2017-2018, 2018-2019, 2019-2020, 2020-2021, 2021-2022

Member, CS Distinguished Lecture Series Committee, 2019-2020, 2020-2021

Member, CS Bioinformatics Faculty Recruiting Committee 2018-2019, 2019-2020

Member, CS PhD Admissions Committee, 2018-2019, 2019-2020, 2020-2021, 2021-2022

Vice-Chair, Department of Computer Science, 2011-2012

Acting Chair of Computer Science, SQ 2009.

Vice-Chair, Division of Systems, Department of Computer Science, July 2003-2004

Member, CS Undergraduate Committee, 2003-2004

Member, CS PhD Committee, 2003-2004

Chair, Ad-Hoc Committee for Promotion Case, 2003-2004, 2004-2005

Member, Ad-Hoc Committee for 2 Promotion Cases, 2003-2004

Faculty Mentor for Assistant Professor Eli Bozorgzadeh, 2003-2009

Chair, ICS Recruiting Committee for Embedded Systems (2 positions), 2002-2003.

ICS New Degree Programs Committee: 2001-2002

Faculty Mentor for Assistant Professor Tony Givargis, 2001-2007.

Chair, ICS Personnel Committee, 2000-2001.

Graduate Advisor and Associate Chair for Graduate Studies (ICS): 1997-1998, 1999-2000.

ICS Undergraduate Committee: 1989-1990.

ICS Academic Personnel Committee: 1990-1991, 2001-2002.

ICS Computing Resources Committee: 1991-1992.

ICS Graduate Admissions Committee: 1991-1992, 1992-1993, 1993-1994, 1994-1995, 1998-1999, 1999-2000, 2001-2002.

Chair, ICS Graduate Policy & Admissions: 1995-1996, 1996-1997.

ICS Space Committee: 1992-1993, 1993-1994, 1994-1995.

ICS Undergraduate Honors Selection Committee: 1993.

Faculty Speaker, ICS Career Day for High School Scholars and Their Families: 1996, 1997

UCI American Indian Summer Institute in Computer Science, *Research Careers in Computer Science*, Participant: 1993.