


[GENERATE CITATIONS](#)

Design, Automation & Test in Europe Conference & Exhibition

Mar. 4 2002 to Mar. 8 2002

Paris, France

ISBN: 0-7695-1471-5

Table of Contents

Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition (/csdl/proceedings-article/date/2002/00998238/12OmNqJ8tn7)

On nanoscale integration and gigascale complexity in the post .com world (/csdl/proceedings-article/date/2002/00998239/12OmNxETaqQ) pp. 12-12
by H. De Man (/csdl/search/default?type=author&givenName=H.&surname=De Man)

DATE Executive Committee (/csdl/proceedings-article/date/2002/1471xxiii/12OmNqBKTMe) pp. xxiii

Technical Program Chairs (/csdl/proceedings-article/date/2002/1471xxvii/12OmNyeECEp) pp. xxvi

DATE Sponsors Committee (/csdl/proceedings-article/date/2002/1471xxx/12OmNCuDzrV) pp. xxx

Technical Program Committee (/csdl/proceedings-article/date/2002/1471xxxi/12OmNvDqsOh) pp. xxxi

Reviewers (/csdl/proceedings-article/date/2002/1471xxxvi/12OmNAFFdJK) pp. xxxvi

Welcome to DATE 2002 (/csdl/proceedings-article/date/2002/1471xxxviii/12OmNC4eSEJ) pp. xxxviii

Best Paper Awards (/csdl/proceedings-article/date/2002/1471xxxix/12OmNCgrD7G) pp. xxxix

Tutorials (/csdl/proceedings-article/date/2002/1471xl/12OmNyUWR5d) pp. xl

Master Courses (/csdl/proceedings-article/date/2002/1471xliv/12OmNrJAe62) pp. xliv

Global responsibilities in SoC design (/csdl/proceedings-article/date/2002/14710012/12OmNAolH2I) pp. 12-12
by T. Scanlon (/csdl/search/default?type=author&givenName=T.&surname=Scanlon)

1A: HOT TOPIC - HOW TO CHOOSE SEMICONDUCTOR IP? - ORGANIZER: YERVANT ZORIAN, VIRAGE LOGIC, US - MODERATOR: NIC MOKHOFF, EE TIMES, US
How to Choose Semiconductor IP? - Embedded Processors (/csdl/proceedings-article/date/2002/14710014/12OmNqHqSp4) 🔒
by I. Phillips (/csdl/search/default?type=author&givenName=I.&surname=Phillips) pp. 0014

1A: HOT TOPIC - HOW TO CHOOSE SEMICONDUCTOR IP? - ORGANIZER: YERVANT ZORIAN, VIRAGE LOGIC, US - MODERATOR: NIC MOKHOFF, EE TIMES, US
Make Your SoC Design a Winner: Select the Right Memory IP (/csdl/proceedings-article/date/2002/14710015/12OmNARiM1V) 🔒
by V. Ratford (/csdl/search/default?type=author&givenName=V.&surname=Ratford) pp. 0015

1A: HOT TOPIC - HOW TO CHOOSE SEMICONDUCTOR IP? - ORGANIZER: YERVANT ZORIAN, VIRAGE LOGIC, US - MODERATOR: NIC MOKHOFF, EE TIMES, US
How to Choose Semiconductor IP: Embedded Software (/csdl/proceedings-article/date/2002/14710016/12OmNAoUT4B) 🔒
by G. Martin (/csdl/search/default?type=author&givenName=G.&surname=Martin) pp. 0016

1A: HOT TOPIC - HOW TO CHOOSE SEMICONDUCTOR IP? - ORGANIZER: YERVANT ZORIAN, VIRAGE LOGIC, US - MODERATOR: NIC MOKHOFF, EE TIMES, US
IP Day: How to Choose Semiconductor IP? (/csdl/proceedings-article/date/2002/14710017/12OmNALIcju) 🔒
by P. Bricaud (/csdl/search/default?type=author&givenName=P.&surname=Bricaud) pp. 0017

1B: FORMAL VERIFICATION OF COMPLEX DESIGNS - MODERATORS: L FIX, INTEL, ISR; T. KROPP, BOSCH, DE
Formal Verification of the Pentium? 4 Floating-Point Multiplier (/csdl/proceedings-article/date/2002/14710020/12OmNx4gUp0) 🔒
by R. Kaivola (/csdl/search/default?type=author&givenName=R.&surname=Kaivola), N. Narasimhan (/csdl/search/default?type=author&givenName=N.&surname=Narasimhan) pp. 0020

1B: FORMAL VERIFICATION OF COMPLEX DESIGNS - MODERATORS: L FIX, INTEL, ISR; T. KROPP, BOSCH, DE
Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer (/csdl/proceedings-article/date/2002/14710028/12OmNqBbHuw) 🔒
by M. Velev (/csdl/search/default?type=author&givenName=M.&surname=Velev) pp. 0028

1B: FORMAL VERIFICATION OF COMPLEX DESIGNS - MODERATORS: L FIX, INTEL, ISR; T. KROPP, BOSCH, DE
Automatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units (/csdl/proceedings-article/date/2002/14710036/12OmNzIUkio) 🔒
by P. Mishra (/csdl/search/default?type=author&givenName=P.&surname=Mishra), N. Dutt (/csdl/search/default?type=author&givenName=N.&surname=Dutt), A. Nicolau (/csdl/search/default?type=author&givenName=A.&surname=Nicolau), H. Tomiyama (/csdl/search/default?type=author&givenName=H.&surname=Tomiyama) pp. 0036

1B: FORMAL VERIFICATION OF COMPLEX DESIGNS - MODERATORS: L FIX, INTEL, ISR; T. KROPP, BOSCH, DE
A Case Study for the Verification of Complex Timed Circuits: IPCMOS (/csdl/proceedings-article/date/2002/14710044/12OmNqHItNx) 🔒
by M. Peña (/csdl/search/default?type=author&givenName=M.&surname=Peña), J. Cortadella (/csdl/search/default?type=author&givenName=J.&surname=Cortadella), A. Smirnov (/csdl/search/default?type=author&givenName=A.&surname=Smirnov), E. Pastor (/csdl/search/default?type=author&givenName=E.&surname=Pastor) pp. 0044

1C: COOLING LAYOUT ARRANGEMENTS - MODERATORS: R.H.J.M. OTTEN, TU EINDHOVEN, NL; M.D.F. WONG, TEXAS U, US
FPGA Placement by Thermodynamic Combinatorial Optimization (/csdl/proceedings-article/date/2002/14710054/12OmNxvNZVW) 🔒
by J. de Vicente (/csdl/search/default?type=author&givenName=J.&surname=de Vicente), J. Lanchares (/csdl/search/default?type=author&givenName=J.&surname=Lanchares), R. Hermida (/csdl/search/default?type=author&givenName=R.&surname=Hermida) pp. 0054

Who owns the platform? (/csdl/proceedings-article/date/2002/00998276/12OmNC1oT37) 🔒
by W. Wolf (/csdl/search/default?type=author&givenName=W.&surname=Wolf), V. Gerousis (/csdl/search/default?type=author&givenName=V.&surname=Gerousis), O. Levia (/csdl/search/default?type=author&givenName=O.&surname=Levia), P. Paulin (/csdl/search/default?type=author&givenName=P.&surname=Paulin), M. Pinto (/csdl/search/default?type=author&givenName=M.&surname=Pinto), C. Rowen (/csdl/search/default?type=author&givenName=C.&surname=Rowen), G. Saucier (/csdl/search/default?type=author&givenName=G.&surname=Saucier) pp. 238-238

1C: COOLING LAYOUT ARRANGEMENTS - MODERATORS: R.H.J.M. OTTEN, TU EINDHOVEN, NL; M.D.F. WONG, TEXAS U, US

An Enhanced Q-Sequence Augmented with Empty-Room-Insertion and Parenthesis Trees (/csdl/proceedings-article/date/2002/14710061/12OmNBcAGLT)  pp. 0061
by C. Zhuang (/csdl/search/default?type=author&givenName=C.&surname=Zhuang), Y. Kajitani (/csdl/search/default?type=author&givenName=Y.&surname=Kajitani), K. Sakanushi (/csdl/search/default?type=author&givenName=K.&surname=Sakanushi), L. Jin (/csdl/search/default?type=author&givenName=L.&surname=Jin)

1C: COOLING LAYOUT ARRANGEMENTS - MODERATORS: R.H.J.M. OTTEN, TU EINDHOVEN, NL; M.D.F. WONG, TEXAS U, US
Arbitrary Convex and Concave Rectilinear Module Packing Using TCG (/csdl/proceedings-article/date/2002/14710069/12OmNyQGS04)  pp. 0069
by J. Lin (/csdl/search/default?type=author&givenName=J.&surname=Lin), H. Chen (/csdl/search/default?type=author&givenName=H.&surname=Chen), Y. Chang (/csdl/search/default?type=author&givenName=Y.&surname=Chang)

1D: DEFECT ORIENTED TEST - MODERATORS: J. SEGURA, ILLES BALEARS U, ES; H. MANHAEVE, Q-STAR TEST, BE
A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits (/csdl/proceedings-article/date/2002/14710078/12OmNC1Guho)  pp. 0078
by M. Pronath (/csdl/search/default?type=author&givenName=M.&surname=Pronath), H. Graeb (/csdl/search/default?type=author&givenName=H.&surname=Graeb), K. Antreich (/csdl/search/default?type=author&givenName=K.&surname=Antreich)

1D: DEFECT ORIENTED TEST - MODERATORS: J. SEGURA, ILLES BALEARS U, ES; H. MANHAEVE, Q-STAR TEST, BE
Exact Grading of Multiple Path Delay Faults (/csdl/proceedings-article/date/2002/14710084/12OmNviZlh2)  pp. 0084
by S. Padmanaban (/csdl/search/default?type=author&givenName=S.&surname=Padmanaban), S. Tragoudas (/csdl/search/default?type=author&givenName=S.&surname=Tragoudas)

1D: DEFECT ORIENTED TEST - MODERATORS: J. SEGURA, ILLES BALEARS U, ES; H. MANHAEVE, Q-STAR TEST, BE
Modeling Techniques and Tests for Partial Faults in Memory Devices (/csdl/proceedings-article/date/2002/14710089/12OmNyyO8IO)  pp. 0089
by Z. Al-Ars (/csdl/search/default?type=author&givenName=Z.&surname=Al-Ars), A. van de Goor (/csdl/search/default?type=author&givenName=A.&surname=van de Goor)

1D: DEFECT ORIENTED TEST - MODERATORS: J. SEGURA, ILLES BALEARS U, ES; H. MANHAEVE, Q-STAR TEST, BE
A New ATPG Algorithm to Limit Test Set Size and Achieve Multiple Detections of All Faults (/csdl/proceedings-article/date/2002/14710094/12OmNAmmuO9)  pp. 0094
by S. Lee (/csdl/search/default?type=author&givenName=S.&surname=Lee), B. Cobb (/csdl/search/default?type=author&givenName=B.&surname=Cobb), J. Dworak (/csdl/search/default?type=author&givenName=J.&surname=Dworak), M. Grimaila (/csdl/search/default?type=author&givenName=M.&surname=Grimaila), M. Mercer (/csdl/search/default?type=author&givenName=M.&surname=Mercer)

1E: POWER ANALYSIS AND MANAGEMENT IN NETWORKS AND PROCESSORS - MODERATORS: E. MACII, POLITECNICO DI TORINO, IT; K. ROY, PURDUE U, US
Low Power Error Resilient Encoding for On-Chip Data Buses (/csdl/proceedings-article/date/2002/14710102/12OmNBgz4yS)  pp. 0102
by D. Bertozzi (/csdl/search/default?type=author&givenName=D.&surname=Bertozzi), L. Benini (/csdl/search/default?type=author&givenName=L.&surname=Benini), G. de Micheli (/csdl/search/default?type=author&givenName=G.&surname=de Micheli)

1E: POWER ANALYSIS AND MANAGEMENT IN NETWORKS AND PROCESSORS - MODERATORS: E. MACII, POLITECNICO DI TORINO, IT; K. ROY, PURDUE U, US
Managing Power Consumption in Networks on Chip (/csdl/proceedings-article/date/2002/14710110/12OmNviZlsf)  pp. 0110
by T. Simunic (/csdl/search/default?type=author&givenName=T.&surname=Simunic), S. Boyd (/csdl/search/default?type=author&givenName=S.&surname=Boyd)

1E: POWER ANALYSIS AND MANAGEMENT IN NETWORKS AND PROCESSORS - MODERATORS: E. MACII, POLITECNICO DI TORINO, IT; K. ROY, PURDUE U, US
Competitive Analysis of Dynamic Power Management Strategies for Systems with Multiple Power Savings States (/csdl/proceedings-article/date/2002/14710117/12OmNyYm2Fu)  pp. 0117
by S. Irani (/csdl/search/default?type=author&givenName=S.&surname=Irani), R. Gupta (/csdl/search/default?type=author&givenName=R.&surname=Gupta), S. Shukla (/csdl/search/default?type=author&givenName=S.&surname=Shukla)

1E: POWER ANALYSIS AND MANAGEMENT IN NETWORKS AND PROCESSORS - MODERATORS: E. MACII, POLITECNICO DI TORINO, IT; K. ROY, PURDUE U, US
AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors (/csdl/proceedings-article/date/2002/14710124/12OmNBAlAOW)  pp. 0124

by D. Ponomarev (/csdl/search/default?type=author&givenName=D.&surname=Ponomarev), G. Kucuk (/csdl/search/default?type=author&givenName=G.&surname=Kucuk), K. Ghose (/csdl/search/default?type=author&givenName=K.&surname=Ghose)

2A: PANEL - WHAT IS THE RIGHT IP BUSINESS MODEL?

null (/csdl/proceedings-article/date/2002/pdate2002001536/12OmNqJ8tsU) 

pp. null

EDA tools for RF: myth or reality? (/csdl/proceedings-article/date/2002/00998287/12OmNBv1Lo) 

pp. 292,293

by L. Guarnieri (/csdl/search/default?type=author&givenName=L.&surname=Guarnieri), E. Chen (/csdl/search/default?type=author&givenName=E.&surname=Chen), C. Ajluni (/csdl/search/default?type=author&givenName=C.&surname=Ajluni), S. Savage (/csdl/search/default?type=author&givenName=S.&surname=Savage), M. Hershenson (/csdl/search/default?type=author&givenName=M.&surname=Hershenson), Xisheng Zhang (/csdl/search/default?type=author&surname=Xisheng Zhang)

2A: PANEL - WHAT IS THE RIGHT IP BUSINESS MODEL?

IP is All About Implementation and Customer Satisfaction (/csdl/proceedings-article/date/2002/14710132/12OmNwDACwY) 

by V. Essi Jr (/csdl/search/default?type=author&givenName=V.&surname=Essi Jr)

pp. 0132

2B: SAT AND BDD TECHNIQUES -MODERATORS: T. SHIPLE, SYNOPSIS, FR; R. DRECHSLER, BREMEN U, DE

Using Problem Symmetry in Search Based Satisfiability Algorithms (/csdl/proceedings-article/date/2002/14710134/12OmNvDZEUx) 

pp. 0134

by E. Goldberg (/csdl/search/default?type=author&givenName=E.&surname=Goldberg), M. Prasad (/csdl/search/default?type=author&givenName=M.&surname=Prasad), R. Brayton (/csdl/search/default?type=author&givenName=R.&surname=Brayton)

2B: SAT AND BDD TECHNIQUES -MODERATORS: T. SHIPLE, SYNOPSIS, FR; R. DRECHSLER, BREMEN U, DE

BerkMin: A Fast and Robust Sat-Solver (/csdl/proceedings-article/date/2002/14710142/12OmNCvLXZQ) 

pp. 0142

by E. Goldberg (/csdl/search/default?type=author&givenName=E.&surname=Goldberg), Y. Novikov (/csdl/search/default?type=author&givenName=Y.&surname=Novikov)

2B: SAT AND BDD TECHNIQUES -MODERATORS: T. SHIPLE, SYNOPSIS, FR; R. DRECHSLER, BREMEN U, DE

Dynamic Scheduling and Clustering in Symbolic Image Computation (/csdl/proceedings-article/date/2002/14710150/12OmNsdo6uR) 

pp. 0150

by G. Cabodi (/csdl/search/default?type=author&givenName=G.&surname=Cabodi), P. Camurati (/csdl/search/default?type=author&givenName=P.&surname=Camurati), S. Quer (/csdl/search/default?type=author&givenName=S.&surname=Quer)

2C: TECHNOLOGY AND INTERCONNECT ISSUES IN LOW POWER DESIGN - MODERATORS: S. HUSS, TU DARMSTADT, DE; D. AUVERGNE, LIRMM, F

Wire Placement for Crosstalk Energy Minimization in Address Buses (/csdl/proceedings-article/date/2002/14710158/12OmNyQpgU1) 

pp. 0158

by L. Macchiarulo (/csdl/search/default?type=author&givenName=L.&surname=Macchiarulo), E. Macii (/csdl/search/default?type=author&givenName=E.&surname=Macii), M. Poncino (/csdl/search/default?type=author&givenName=M.&surname=Poncino)

2C: TECHNOLOGY AND INTERCONNECT ISSUES IN LOW POWER DESIGN - MODERATORS: S. HUSS, TU DARMSTADT, DE; D. AUVERGNE, LIRMM, F

Dynamic VTH Scaling Scheme for Active Leakage Power Reduction (/csdl/proceedings-article/date/2002/14710163/12OmNzzP5LW) 

pp. 0163

by C. Kim (/csdl/search/default?type=author&givenName=C.&surname=Kim), K. Roy (/csdl/search/default?type=author&givenName=K.&surname=Roy)

2C: TECHNOLOGY AND INTERCONNECT ISSUES IN LOW POWER DESIGN - MODERATORS: S. HUSS, TU DARMSTADT, DE; D. AUVERGNE, LIRMM, F

Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints (/csdl/proceedings-article/date/2002/14710168/12OmNx76TAi) 

pp. 0168

by A. Azevedo (/csdl/search/default?type=author&givenName=A.&surname=Azevedo), I. Issenin (/csdl/search/default?type=author&givenName=I.&surname=Issenin), R. Cornea (/csdl/search/default?type=author&givenName=R.&surname=Cornea), R. Gupta (/csdl/search/default?type=author&givenName=R.&surname=Gupta), N. Dutt (/csdl/search/default?type=author&givenName=N.&surname=Dutt), A. Veidenbaum (/csdl/search/default?type=author&givenName=A.&surname=Veidenbaum), A. Nicolau (/csdl/search/default?type=author&givenName=A.&surname=Nicolau)

MEDEA+ and ITRS roadmaps (/csdl/proceedings-article/date/2002/00998293/12OmNyRxFwy) 

pp. 328

by J. Borel (/csdl/search/default?type=author&givenName=J.&surname=Borel), G. Matheron (/csdl/search/default?type=author&givenName=G.&surname=Matheron), A. Jerraya (/csdl/search/default?type=author&givenName=A.&surname=Jerraya), S. Resve (/csdl/search/default?type=author&givenName=S.&surname=Resve), M. Rogers (/csdl/search/default?type=author&givenName=M.&surname=Rogers), W. Rosenstiel (/csdl/search/default?type=author&givenName=W.&surname=Rosenstiel), I. Rugen-Herzig (/csdl/search/default?type=author&givenName=I.&surname=Rugen-Herzig), F. Theewen (/csdl/search/default?type=author&givenName=F.&surname=Theewen)

2C: TECHNOLOGY AND INTERCONNECT ISSUES IN LOW POWER DESIGN - MODERATORS: S. HUSS, TU DARMSTADT, DE; D. AUVERGNE, LIRMM, F
Sizing Power/Ground Meshes for Clocking and Computing Circuit Components (/csdl/proceedings-article/date/2002/14710176/12OmNwc3wBb) 🔒

pp. 0176

by A. Mukherjee (/csdl/search/default?type=author&givenName=A.&surname=Mukherjee), K. Wang (/csdl/search/default?type=author&givenName=K.&surname=Wang), L. Chen (/csdl/search/default?type=author&givenName=L.&surname=Chen), M. Marek-Sadowska (/csdl/search/default?type=author&givenName=M.&surname=Marek-Sadowska)

2D: ADVANCED MIXED SIGNAL TEST - MODERATORS: J. HUERTAS, CNM-IMSE, ES; B. KAMINSKA, FLUENCE TECHNOLOGY, US
A Signature Test Framework for Rapid Production Testing of RF Circuits (/csdl/proceedings-article/date/2002/14710186/12OmNCeaPUc) 🔒

pp. 0186

by R. Voorakaranam (/csdl/search/default?type=author&givenName=R.&surname=Voorakaranam), S. Cherubal (/csdl/search/default?type=author&givenName=S.&surname=Cherubal), A. Chatterjee (/csdl/search/default?type=author&givenName=A.&surname=Chatterjee)

2D: ADVANCED MIXED SIGNAL TEST - MODERATORS: J. HUERTAS, CNM-IMSE, ES; B. KAMINSKA, FLUENCE TECHNOLOGY, US

Analog IP Testing: Diagnosis and Optimization (/csdl/proceedings-article/date/2002/14710192/12OmNz2TCDQ) 🔒

pp. 0192

by C. Guardiani (/csdl/search/default?type=author&givenName=C.&surname=Guardiani), P. McNamara (/csdl/search/default?type=author&givenName=P.&surname=McNamara), L. Daldoss (/csdl/search/default?type=author&givenName=L.&surname=Daldoss), S. Saxena (/csdl/search/default?type=author&givenName=S.&surname=Saxena), S. Zanella (/csdl/search/default?type=author&givenName=S.&surname=Zanella), W. Xiang (/csdl/search/default?type=author&givenName=W.&surname=Xiang), S. Liu (/csdl/search/default?type=author&givenName=S.&surname=Liu)

2D: ADVANCED MIXED SIGNAL TEST - MODERATORS: J. HUERTAS, CNM-IMSE, ES; B. KAMINSKA, FLUENCE TECHNOLOGY, US

A New Design Flow and Testability Measure for the Generation of a Structural Test and BIST for Analogue and Mixed-Signal Circuits (/csdl/proceedings-article/date/2002/14710197/12OmNyQphko) 🔒

pp. 0197

by C. Hoffmann (/csdl/search/default?type=author&givenName=C.&surname=Hoffmann)

2D: ADVANCED MIXED SIGNAL TEST - MODERATORS: J. HUERTAS, CNM-IMSE, ES; B. KAMINSKA, FLUENCE TECHNOLOGY, US

Built-In Dynamic Current Sensor for Hard-to-Detect Faults in Mixed-Signal Ics (/csdl/proceedings-article/date/2002/14710205/12OmNyoAA3f) 🔒

pp. 0205

by Y. Lechuga (/csdl/search/default?type=author&givenName=Y.&surname=Lechuga), R. Mozuelos (/csdl/search/default?type=author&givenName=R.&surname=Mozuelos), M. Martínez (/csdl/search/default?type=author&givenName=M.&surname=Martínez), S. Bracho (/csdl/search/default?type=author&givenName=S.&surname=Bracho)

2E: COLLABORATIVE DESIGN - MODERATORS: A. SAUER, FHG EAS/IIS, DE; A. PAWLAK, ITE WARSAW, PL

E-Design Based on the Reuse Paradigm (/csdl/proceedings-article/date/2002/14710214/12OmNAsTgOb) 🔒

pp. 0214

by L. Ghanmi (/csdl/search/default?type=author&givenName=L.&surname=Ghanmi), A. Ghrab (/csdl/search/default?type=author&givenName=A.&surname=Ghrab), M. Hamdoun (/csdl/search/default?type=author&givenName=M.&surname=Hamdoun), B. Missaoui (/csdl/search/default?type=author&givenName=B.&surname=Missaoui), K. Skiba (/csdl/search/default?type=author&givenName=K.&surname=Skiba), G. Saucier (/csdl/search/default?type=author&givenName=G.&surname=Saucier)

2E: COLLABORATIVE DESIGN - MODERATORS: A. SAUER, FHG EAS/IIS, DE; A. PAWLAK, ITE WARSAW, PL

Internet-Based Collaborative Test Generation with MOSCITO (/csdl/proceedings-article/date/2002/14710221/12OmNykTNla) 🔒

pp. 0221

by A. Schneider (/csdl/search/default?type=author&givenName=A.&surname=Schneider), K. Diener (/csdl/search/default?type=author&givenName=K.&surname=Diener), E. Ivask (/csdl/search/default?type=author&givenName=E.&surname=Ivask), J. Raik (/csdl/search/default?type=author&givenName=J.&surname=Raik), R. Ubar (/csdl/search/default?type=author&givenName=R.&surname=Ubar), P. Miklos (/csdl/search/default?type=author&givenName=P.&surname=Miklos), T. Cibáková (/csdl/search/default?type=author&givenName=T.&surname=Cibáková), E. Gramatová (/csdl/search/default?type=author&givenName=E.&surname=Gramatová)

2E: COLLABORATIVE DESIGN - MODERATORS: A. SAUER, FHG EAS/IIS, DE; A. PAWLAK, ITE WARSAW, PL

A Two-Tier Distributed Electronic Design Framework (/csdl/proceedings-article/date/2002/14710227/12OmNBcAGLa) pp. 0227
by T. Kazmierski (/csdl/search/default?type=author&givenName=T.&surname=Kazmierski), N. Clayton (/csdl/search/default?
type=author&givenName=N.&surname=Clayton)

2E: COLLABORATIVE DESIGN - MODERATORS: A. SAUER, FHG EAS/IIS, DE; A. PAWLAK, ITE WARSAW, PL
Embedded System Design Based On Webservices (/csdl/proceedings-article/date/2002/14710232/12OmNzzP5DK) pp. 0232
by A. Rettberg (/csdl/search/default?type=author&givenName=A.&surname=Rettberg), W. Thronicke (/csdl/search/default?
type=author&givenName=W.&surname=Thronicke)

2F: PANEL - WHO OWNS THE PLATFORM?
null (/csdl/proceedings-article/date/2002/pdate2002002174/12OmNqEATas) pp. null

2F: PANEL - WHO OWNS THE PLATFORM?
Who Owns the Platform? (/csdl/proceedings-article/date/2002/14710238/12OmNwp74Ik) pp. 0238

3A: EMBEDDED TUTORIAL - THE NEED FOR INFRASTRUCTURE IP IN SOCS
IP for Embedded Robustness (/csdl/proceedings-article/date/2002/14710240/12OmNBrlPCi) pp. 0240
by M. Nicolaidis (/csdl/search/default?type=author&givenName=M.&surname=Nicolaidis)

3A: EMBEDDED TUTORIAL - THE NEED FOR INFRASTRUCTURE IP IN SOCS
Embedded Diagnosis IP (/csdl/proceedings-article/date/2002/14710242/12OmNBNM8Mz) pp. 0242
by S. Pateras (/csdl/search/default?type=author&givenName=S.&surname=Pateras)

3A: EMBEDDED TUTORIAL - THE NEED FOR INFRASTRUCTURE IP IN SOCS
Embedded Robustness Ips (/csdl/proceedings-article/date/2002/14710244/12OmNyOq52d) pp. 0244
by E. Dupont (/csdl/search/default?type=author&givenName=E.&surname=Dupont), M. Nicolaidis (/csdl/search/default?
type=author&givenName=M.&surname=Nicolaidis), P. Rohr (/csdl/search/default?type=author&givenName=P.&surname=Rohr)

3B: ADVANCES IN LOGIC SYNTHESIS -MODERATORS: M. BERKELAAR, MAGMA DESIGN AUTOMATION, NL; W. KUNZ, KAISERSLAUTERN U, DE
CHESMIN: A Heuristic for State Reduction in Incompletely Specified Finite State Machines (/csdl/proceedings-
article/date/2002/14710248/12OmNBhHtdZ) pp. 0248
by S. Gören (/csdl/search/default?type=author&givenName=S.&surname=Gören), F. Ferguson (/csdl/search/default?
type=author&givenName=F.&surname=Ferguson)

3B: ADVANCES IN LOGIC SYNTHESIS -MODERATORS: M. BERKELAAR, MAGMA DESIGN AUTOMATION, NL; W. KUNZ, KAISERSLAUTERN U, DE
Generalized Early Evaluation in Self-Timed Circuits (/csdl/proceedings-article/date/2002/14710255/12OmNrKT7Os) pp. 0255
by M. Thornton (/csdl/search/default?type=author&givenName=M.&surname=Thornton), K. Fazel (/csdl/search/default?
type=author&givenName=K.&surname=Fazel), R. Reese (/csdl/search/default?type=author&givenName=R.&surname=Reese), C. Traver
(/csdl/search/default?type=author&givenName=C.&surname=Traver)

3B: ADVANCES IN LOGIC SYNTHESIS -MODERATORS: M. BERKELAAR, MAGMA DESIGN AUTOMATION, NL; W. KUNZ, KAISERSLAUTERN U, DE
Dual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint (/csdl/proceedings-
article/date/2002/14710260/12OmNy4lF6d) pp. 0260
by S. Jung (/csdl/search/default?type=author&givenName=S.&surname=Jung), K. Kim (/csdl/search/default?
type=author&givenName=K.&surname=Kim), S. Kang (/csdl/search/default?type=author&givenName=S.&surname=Kang)

3C: NOVEL APPLICATIONS OF SYMBOLIC TECHNIQUES TO ANALOGUE AND DIGITAL CIRCUIT DESIGN - MODERATORS: F. F?RMANDEZ, IMSE-CNM, ES; A. KONCZYKOWSKA,
ALCATEL R&I, FR
A Fitting Approach to Generate Symbolic Expressions for Linear and Nonlinear Analog Circuit Performance Characteristics
(/csdl/proceedings-article/date/2002/14710268/12OmNxQOjFH) pp. 0268
by W. Daems (/csdl/search/default?type=author&givenName=W.&surname=Daems), G. Gielen (/csdl/search/default?
type=author&givenName=G.&surname=Gielen), W. Sansen (/csdl/search/default?type=author&givenName=W.&surname=Sansen)

3C: NOVEL APPLICATIONS OF SYMBOLIC TECHNIQUES TO ANALOGUE AND DIGITAL CIRCUIT DESIGN - MODERATORS: F. F?RMANDEZ, IMSE-CNM, ES; A. KONCZYKOWSKA,
ALCATEL R&I, FR

Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits (/csdl/proceedings-article/date/2002/14710274/12OmNxw5B8q) 

pp. 0274

by R. Popp (/csdl/search/default?type=author&givenName=R.&surname=Popp), J. Oehmen (/csdl/search/default?type=author&givenName=J.&surname=Oehmen), L. Hedrich (/csdl/search/default?type=author&givenName=L.&surname=Hedrich), E. Barke (/csdl/search/default?type=author&givenName=E.&surname=Barke)

3C: NOVEL APPLICATIONS OF SYMBOLIC TECHNIQUES TO ANALOGUE AND DIGITAL CIRCUIT DESIGN - MODERATORS: F. F?RMANDEZ, IMSE-CNM, ES; A. KONCZYKOWSKA, ALCATEL R&I, FR

Constructing Symbolic Models for the Input/Output Behavior of Periodically Time-Varying Systems Using Harmonic Transfer Matrices (/csdl/proceedings-article/date/2002/14710279/12OmNxdDFDd) 

pp. 0279

by P. Vanassche (/csdl/search/default?type=author&givenName=P.&surname=Vanassche), G. Gielen (/csdl/search/default?type=author&givenName=G.&surname=Gielen), W. Sansen (/csdl/search/default?type=author&givenName=W.&surname=Sansen)

3C: NOVEL APPLICATIONS OF SYMBOLIC TECHNIQUES TO ANALOGUE AND DIGITAL CIRCUIT DESIGN - MODERATORS: F. F?RMANDEZ, IMSE-CNM, ES; A. KONCZYKOWSKA, ALCATEL R&I, FR

Taylor Expansion Diagrams: A Compact, Canonical Representation with Applications to Symbolic Verification (/csdl/proceedings-article/date/2002/14710285/12OmNC8uRun) 

pp. 0285

by M. Ciesielski (/csdl/search/default?type=author&givenName=M.&surname=Ciesielski), P. Kalla (/csdl/search/default?type=author&givenName=P.&surname=Kalla), Z. Zeng (/csdl/search/default?type=author&givenName=Z.&surname=Zeng), B. Rouzeyre (/csdl/search/default?type=author&givenName=B.&surname=Rouzeyre)

3D: HOT TOPIC - EDA TOOLS FOR RF: MYTH OR REALITY?

null (/csdl/proceedings-article/date/2002/pdate2002002565/12OmNvStcU8) 

pp. null

3D: HOT TOPIC - EDA TOOLS FOR RF: MYTH OR REALITY?

EDA Tools for RF: Myth or Reality? (/csdl/proceedings-article/date/2002/14710292/12OmNB9t6ww) 

pp. 0292

3E: PLATFORM-BASED DESIGN AND VIRTUAL-COMPONENT REUSE - MODERATORS: W. WOLF, PRINCETON U, US; N. M?RTINEZ MADRID, FZI KARLSRUHE, DE

Dynamic Runtime Re-Scheduling Allowing Multiple Implementations of a Task for Platform-Based Designs (/csdl/proceedings-article/date/2002/14710296/12OmNBcShXa) 

pp. 0296

by T. Lee (/csdl/search/default?type=author&givenName=T.&surname=Lee), W. Wolf (/csdl/search/default?type=author&givenName=W.&surname=Wolf), J. Henkel (/csdl/search/default?type=author&givenName=J.&surname=Henkel)

3E: PLATFORM-BASED DESIGN AND VIRTUAL-COMPONENT REUSE - MODERATORS: W. WOLF, PRINCETON U, US; N. M?RTINEZ MADRID, FZI KARLSRUHE, DE

Techniques to Evolve a C++ Based System Design Language (/csdl/proceedings-article/date/2002/14710302/12OmNybFraP) 

pp. 0302

by R. Pasko (/csdl/search/default?type=author&givenName=R.&surname=Pasko), S. Vernalde (/csdl/search/default?type=author&givenName=S.&surname=Vernalde), P. Schaumont (/csdl/search/default?type=author&givenName=P.&surname=Schaumont)

3E: PLATFORM-BASED DESIGN AND VIRTUAL-COMPONENT REUSE - MODERATORS: W. WOLF, PRINCETON U, US; N. M?RTINEZ MADRID, FZI KARLSRUHE, DE

A Mixed-Signal Design Reuse Methodology Based on Parametric Behavioural Models with Non-Ideal Effects (/csdl/proceedings-article/date/2002/14710310/12OmNBIXBg) 

pp. 0310

by A. Ginés (/csdl/search/default?type=author&givenName=A.&surname=Ginés), E. Peralías (/csdl/search/default?type=author&givenName=E.&surname=Peralías), A. Rueda (/csdl/search/default?type=author&givenName=A.&surname=Rueda), R. Seepold (/csdl/search/default?type=author&givenName=R.&surname=Seepold), N. Madrid (/csdl/search/default?type=author&givenName=N.&surname=Madrid)

3F2: ANALOGUE CIRCUIT CHARACTERISATION AND SIMULATION - MODERATORS: A. R?DRIGUEZ-V?ZQUEZ, IMSE-CNM, ES; D. LEENAERTS, PHILIPS, NL

Test Structure for IC(VBE) Parameter Determination of Low Voltage Applications (/csdl/proceedings-article/date/2002/14710316/12OmNAXx3M) 

pp. 0316

by W. Rahajandraibe (/csdl/search/default?type=author&givenName=W.&surname=Rahajandraibe), C. Dufaza (/csdl/search/default?type=author&givenName=C.&surname=Dufaza), D. Auvergne (/csdl/search/default?type=author&givenName=D.&surname=Auvergne), B. Cialdella (/csdl/search/default?type=author&givenName=B.&surname=Cialdella), B. Majoux (/csdl/search/default?type=author&givenName=B.&surname=Majoux), V. Chowdhury (/csdl/search/default?type=author&givenName=V.&surname=Chowdhury)

3F2: ANALOGUE CIRCUIT CHARACTERISATION AND SIMULATION - MODERATORS: A. R?DRIGUEZ-V?ZQUEZ, IMSE-CNM, ES; D. LEENAERTS, PHILIPS, NL

Global Optimization Applied to the Oscillator Problem (/csdl/proceedings-article/date/2002/14710322/12OmNyrlaFt) 

pp. 0322

by S. Lampe (/csdl/search/default?type=author&givenName=S.&surname=Lampe), S. Laur (/csdl/search/default?type=author&givenName=S.&surname=Laur)

4A: PANEL - MEDEA+ AND ITRS ROADMAPS

MEDEA+ and ITRS Roadmaps (/csdl/proceedings-article/date/2002/14710328/12OmNBIFQZD) 

pp. 0328

Power crisis in SoC design: strategies for constructing low-power, high-performance SoC designs (/csdl/proceedings-article/date/2002/00998352/12OmNs0C9T0) 

pp. 538

by K. Brock (/csdl/search/default?type=author&givenName=K.&surname=Brock), C. Edwards (/csdl/search/default?type=author&givenName=C.&surname=Edwards), R. Lannoo (/csdl/search/default?type=author&givenName=R.&surname=Lannoo), U. Schlichtmann (/csdl/search/default?type=author&givenName=U.&surname=Schlichtmann), A. Domic (/csdl/search/default?type=author&givenName=A.&surname=Domic), J. Benkoski (/csdl/search/default?type=author&givenName=J.&surname=Benkoski), D. Overhauser (/csdl/search/default?type=author&givenName=D.&surname=Overhauser), M. Kliment (/csdl/search/default?type=author&givenName=M.&surname=Kliment)

4B: ASYNCHRONOUS CIRCUITS AND CLOCK SCHEDULING - MODERATORS: M. RENAUDIN, TIMA, GRENoble, FR; L. LAVAGNO, POLITECNICO DI TORINO, IT

A Burst-Mode Oriented Back-End for the Balsa Synthesis System (/csdl/proceedings-article/date/2002/14710330/12OmNzsrwcQ) 

pp. 0330

by T. Chelcea (/csdl/search/default?type=author&givenName=T.&surname=Chelcea), S. Nowick (/csdl/search/default?type=author&givenName=S.&surname=Nowick), A. Bardsley (/csdl/search/default?type=author&givenName=A.&surname=Bardsley), D. Edwards (/csdl/search/default?type=author&givenName=D.&surname=Edwards)

4B: ASYNCHRONOUS CIRCUITS AND CLOCK SCHEDULING - MODERATORS: M. RENAUDIN, TIMA, GRENoble, FR; L. LAVAGNO, POLITECNICO DI TORINO, IT

Detecting State Coding Conflicts in STGs Using Integer Programming (/csdl/proceedings-article/date/2002/14710338/12OmNyGtjqK) 

pp. 0338

by V. Khomenko (/csdl/search/default?type=author&givenName=V.&surname=Khomenko), M. Koutny (/csdl/search/default?type=author&givenName=M.&surname=Koutny), A. Yakovlev (/csdl/search/default?type=author&givenName=A.&surname=Yakovlev)

4B: ASYNCHRONOUS CIRCUITS AND CLOCK SCHEDULING - MODERATORS: M. RENAUDIN, TIMA, GRENoble, FR; L. LAVAGNO, POLITECNICO DI TORINO, IT

Verifying Clock Schedules in the Presence of Cross Talk (/csdl/proceedings-article/date/2002/14710346/12OmNxdVgZS) 

pp. 0346

by S. Hassoun (/csdl/search/default?type=author&givenName=S.&surname=Hassoun), E. Calvillo-Gómez (/csdl/search/default?type=author&givenName=E.&surname=Calvillo-Gómez), C. Cromer (/csdl/search/default?type=author&givenName=C.&surname=Cromer)

4C: ANALOGUE AND MIXED-SIGNAL SYSTEMS - MODERATORS: A. KAISER, ISEN, FR; P. WAMBACQ, IMEC, BE

Analysis of Nonlinearities in RF Front-End Architectures Using a Modified Volterra Series Approach (/csdl/proceedings-article/date/2002/14710352/12OmNvDqsD9) 

pp. 0352

by M. Goffioul (/csdl/search/default?type=author&givenName=M.&surname=Goffioul), P. Wambacq (/csdl/search/default?type=author&givenName=P.&surname=Wambacq), G. Vandersteen (/csdl/search/default?type=author&givenName=G.&surname=Vandersteen), S. Donnay (/csdl/search/default?type=author&givenName=S.&surname=Donnay)

4C: ANALOGUE AND MIXED-SIGNAL SYSTEMS - MODERATORS: A. KAISER, ISEN, FR; P. WAMBACQ, IMEC, BE

Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter (/csdl/proceedings-article/date/2002/14710357/12OmNzTYC00) 

pp. 0357

by J. Vandenbussche (/csdl/search/default?type=author&givenName=J.&surname=Vandenbussche), E. Lauwers (/csdl/search/default?type=author&givenName=E.&surname=Lauwers), K. Uyttenhove (/csdl/search/default?type=author&givenName=K.&surname=Uyttenhove), M. Steyaert (/csdl/search/default?type=author&givenName=M.&surname=Steyaert), G. Gielen (/csdl/search/default?type=author&givenName=G.&surname=Gielen)

4C: ANALOGUE AND MIXED-SIGNAL SYSTEMS - MODERATORS: A. KAISER, ISEN, FR; P. WAMBACQ, IMEC, BE

Bio-Inspired Analog VLSI Design Realizes Programmable Complex Spatio-Temporal Dynamics on a Single Chip (/csdl/proceedings-article/date/2002/14710362/12OmNz4SOW2) 

pp. 0362

by R. Carmona (/csdl/search/default?type=author&givenName=R.&surname=Carmona), F. Jiménez-Garrido (/csdl/search/default?type=author&givenName=F.&surname=Jiménez-Garrido), R. Domínguez-Castro (/csdl/search/default?type=author&givenName=R.&surname=Domínguez-Castro), S. Espejo (/csdl/search/default?type=author&givenName=S.&surname=Espejo), A. Rodríguez-Vázquez (/csdl/search/default?type=author&givenName=A.&surname=Rodríguez-Vázquez)

4D: BIST DIAGNOSIS AND DFT - MODERATORS: M. FLOTTES, LIRMM, FR; A. BENSO, POLITECNICO DI TORINO, IT

An Incremental Algorithm for Test Generation in Illinois Scan Architecture Based Designs (/csdl/proceedings-article/date/2002/14710368/12OmNqBbl0P) 

pp. 0368

by A. Pandey (/csdl/search/default?type=author&givenName=A.&surname=Pandey), J. Patel (/csdl/search/default?type=author&givenName=J.&surname=Patel)

4D: BIST DIAGNOSIS AND DFT - MODERATORS: M. FLOTTES, LIRMM, FR; A. BENSO, POLITECNICO DI TORINO, IT

Gate Level Fault Diagnosis in Scan-Based BIST (/csdl/proceedings-article/date/2002/14710376/12OmNrJRPkl) 

pp. 0376

by I. Bayraktaroglu (/csdl/search/default?type=author&givenName=I.&surname=Bayraktaroglu), A. Orailoglu (/csdl/search/default?type=author&givenName=A.&surname=Orailoglu)

4D: BIST DIAGNOSIS AND DFT - MODERATORS: M. FLOTTES, LIRMM, FR; A. BENSO, POLITECNICO DI TORINO, IT

An Interval-Based Diagnosis Scheme for Identifying Failing Vectors in a Scan-BIST Environment (/csdl/proceedings-article/date/2002/14710382/12OmNxisQZh) 

pp. 0382

by C. Liu (/csdl/search/default?type=author&givenName=C.&surname=Liu), K. Chakrabarty (/csdl/search/default?type=author&givenName=K.&surname=Chakrabarty), M. Goessel (/csdl/search/default?type=author&givenName=M.&surname=Goessel)

4D: BIST DIAGNOSIS AND DFT - MODERATORS: M. FLOTTES, LIRMM, FR; A. BENSO, POLITECNICO DI TORINO, IT

Reducing Test Application Time Through Test Data Mutation Encoding (/csdl/proceedings-article/date/2002/14710387/12OmNyz5JVP) 

pp. 0387

by S. Reda (/csdl/search/default?type=author&givenName=S.&surname=Reda), A. Orailoglu (/csdl/search/default?type=author&givenName=A.&surname=Orailoglu)

4E: CODE AND MEMORY OPTIMIZATION IN CO-DESIGN - MODERATORS: R. LEUPERS, TU AACHEN, DE; R. ERNST, TU BRAUNSCHWEIG, DE

Hardware/Software Trade-Offs for Advanced 3G Channel Coding (/csdl/proceedings-article/date/2002/14710396/12OmNz5JC8F) 

pp. 0396

by H. Michel (/csdl/search/default?type=author&givenName=H.&surname=Michel), A. Worm (/csdl/search/default?type=author&givenName=A.&surname=Worm), N. Wehn (/csdl/search/default?type=author&givenName=N.&surname=Wehn), M. Münch (/csdl/search/default?type=author&givenName=M.&surname=Münch)

4E: CODE AND MEMORY OPTIMIZATION IN CO-DESIGN - MODERATORS: R. LEUPERS, TU AACHEN, DE; R. ERNST, TU BRAUNSCHWEIG, DE

An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs (/csdl/proceedings-article/date/2002/14710402/12OmNvzJGez) 

pp. 0402

by A. Halambi (/csdl/search/default?type=author&givenName=A.&surname=Halambi), A. Shrivastava (/csdl/search/default?type=author&givenName=A.&surname=Shrivastava), P. Biswas (/csdl/search/default?type=author&givenName=P.&surname=Biswas), N. Dutt (/csdl/search/default?type=author&givenName=N.&surname=Dutt), A. Nicolau (/csdl/search/default?type=author&givenName=A.&surname=Nicolau)

4E: CODE AND MEMORY OPTIMIZATION IN CO-DESIGN - MODERATORS: R. LEUPERS, TU AACHEN, DE; R. ERNST, TU BRAUNSCHWEIG, DE

Assigning Program and Data Objects to Scratchpad for Energy Reduction (/csdl/proceedings-article/date/2002/14710409/12OmNzYeAYw) 

pp. 0409

by S. Steinke (/csdl/search/default?type=author&givenName=S.&surname=Steinke), L. Wehmeyer (/csdl/search/default?type=author&givenName=L.&surname=Wehmeyer), B. Lee (/csdl/search/default?type=author&givenName=B.&surname=Lee), P. Marwedel (/csdl/search/default?type=author&givenName=P.&surname=Marwedel)

5A: HOT TOPIC - NETWORK ON A CHIP - MODERATOR/ORGANIZER: G. DE MICHELI, STANFORD U, US

Networks on Chip: A New Paradigm for Systems on Chip Design (/csdl/proceedings-article/date/2002/14710418/12OmNy3iFlf) 

pp. 0418

by G. de Micheli (/csdl/search/default?type=author&givenName=G.&surname=de Micheli), L. Benini (/csdl/search/default?type=author&givenName=L.&surname=Benini)

5A: HOT TOPIC - NETWORK ON A CHIP - MODERATOR/ORGANIZER: G. DE MICHELI, STANFORD U, US

Communication Mechanisms for Parallel DSP Systems on a Chip (/csdl/proceedings-article/date/2002/14710420/12OmNBO3Kbi) 

pp. 0420

by J. Williams (/csdl/search/default?type=author&givenName=J.&surname=Williams), N. Heintze (/csdl/search/default?type=author&givenName=N.&surname=Heintze), B. Ackland (/csdl/search/default?type=author&givenName=B.&surname=Ackland)

5A: HOT TOPIC - NETWORK ON A CHIP - MODERATOR/ORGANIZER: G. DE MICHELI, STANFORD U, US

Networks on Silicon: Combining Best-Effort and Guaranteed Services (/csdl/proceedings-article/date/2002/14710423/12OmNxvwoZr) 

pp. 0423

by K. Goossens (/csdl/search/default?type=author&givenName=K.&surname=Goossens), P. Wielage (/csdl/search/default?type=author&givenName=P.&surname=Wielage), A. Peeters (/csdl/search/default?type=author&givenName=A.&surname=Peeters), J. Van Meerbergen (/csdl/search/default?type=author&givenName=J.&surname=Van Meerbergen)

Design automation for deepsubmicron: present and future (/csdl/proceedings-article/date/2002/00998368/12OmNxWuilg) 

by R.H.J.M. Otten (/csdl/search/default?type=author&givenName=R.H.J.M.&surname=Otten), R. Camposano (/csdl/search/default?type=author&givenName=R.&surname=Camposano), P.R. Groeneveld (/csdl/search/default?type=author&givenName=P.R.&surname=Groeneveld) pp. 650,651,652,653,654,655,656,657

Panel: Reconfigurable SoC- What will it look like (/csdl/proceedings-article/date/2002/00998369/12OmNxwncuf) 

by B. Lewis (/csdl/search/default?type=author&givenName=B.&surname=Lewis), I. Bolsens (/csdl/search/default?type=author&givenName=I.&surname=Bolsens), R. Lauwereins (/csdl/search/default?type=author&givenName=R.&surname=Lauwereins), C. Wheddon (/csdl/search/default?type=author&givenName=C.&surname=Wheddon), B. Gupta (/csdl/search/default?type=author&givenName=B.&surname=Gupta), Y. Tanurhan (/csdl/search/default?type=author&givenName=Y.&surname=Tanurhan) pp. 660,661,662

5B: LOW POWER ARCHITECTURES AND SOFTWARE - MODERATORS: W. NEBEL, OFFIS, DE; M. MIRANDA, IMEC, BE

Data Reuse Exploration Techniques for Loop-Dominated Applications (/csdl/proceedings-article/date/2002/14710428/12OmNrNh0N0) 

pp. 0428

by T. Van Achteren (/csdl/search/default?type=author&givenName=T.&surname=Van Achteren), G. Deconinck (/csdl/search/default?type=author&givenName=G.&surname=Deconinck), F. Catthoor (/csdl/search/default?type=author&givenName=F.&surname=Catthoor), R. Lauwereins (/csdl/search/default?type=author&givenName=R.&surname=Lauwereins)

5B: LOW POWER ARCHITECTURES AND SOFTWARE - MODERATORS: W. NEBEL, OFFIS, DE; M. MIRANDA, IMEC, BE

EAC: A Compiler Framework for High-Level Energy Estimation and Optimization (/csdl/proceedings-article/date/2002/14710436/12OmNxdDFP6) 

pp. 0436

by I. Kadayif (/csdl/search/default?type=author&givenName=I.&surname=Kadayif), M. Kandemir (/csdl/search/default?type=author&givenName=M.&surname=Kandemir), N. Vijaykrishnan (/csdl/search/default?type=author&givenName=N.&surname=Vijaykrishnan), M. Irwin (/csdl/search/default?type=author&givenName=M.&surname=Irwin), A. Sivasubramaniam (/csdl/search/default?type=author&givenName=A.&surname=Sivasubramaniam)

5B: LOW POWER ARCHITECTURES AND SOFTWARE - MODERATORS: W. NEBEL, OFFIS, DE; M. MIRANDA, IMEC, BE

Power Savings in Embedded Processors through Decode Filer Cache (/csdl/proceedings-article/date/2002/14710443/12OmNAq3hMz) 

pp. 0443

by W. Tang (/csdl/search/default?type=author&givenName=W.&surname=Tang), R. Gupta (/csdl/search/default?type=author&givenName=R.&surname=Gupta), A. Nicolau (/csdl/search/default?type=author&givenName=A.&surname=Nicolau)

5B: LOW POWER ARCHITECTURES AND SOFTWARE - MODERATORS: W. NEBEL, OFFIS, DE; M. MIRANDA, IMEC, BE

Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors (/csdl/proceedings-article/date/2002/14710449/12OmNzaQo7E) 

pp. 0449

by L. Benini (/csdl/search/default?type=author&givenName=L.&surname=Benini), D. Bruni (/csdl/search/default?type=author&givenName=D.&surname=Bruni), A. Macii (/csdl/search/default?type=author&givenName=A.&surname=Macii), E. Macii (/csdl/search/default?type=author&givenName=E.&surname=Macii)

5C: NITTY GRITTY DETAILS OF LAYOUT DESIGN - MODERATORS: E. BARKE, HANNOVER U, DE; P. GROENEVELD, MAGMA DESIGN AUTOMATION, NL

Analysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model (/csdl/proceedings-article/date/2002/14710456/12OmNBTs7qJ) 

pp. 0456

by M. Becer (/csdl/search/default?type=author&givenName=M.&surname=Becer), V. Zolotov (/csdl/search/default?type=author&givenName=V.&surname=Zolotov), D. Blaauw (/csdl/search/default?type=author&givenName=D.&surname=Blaauw), R. Panda (/csdl/search/default?type=author&givenName=R.&surname=Panda), I. Hajj (/csdl/search/default?type=author&givenName=I.&surname=Hajj)

5C: NITTY GRITTY DETAILS OF LAYOUT DESIGN - MODERATORS: E. BARKE, HANNOVER U, DE; P. GROENEVELD, MAGMA DESIGN AUTOMATION, NL

Hierarchical Current Density Verification for Electromigration Analysis in Arbitrary Shaped Metallization Patterns of Analog Circuits (/csdl/proceedings-article/date/2002/14710464/12OmNsbGvFw) 🔒

pp. 0464

by G. Jerke (/csdl/search/default?type=author&givenName=G.&surname=Jerke), J. Lienig (/csdl/search/default?type=author&givenName=J.&surname=Lienig)

5C: NITTY GRITTY DETAILS OF LAYOUT DESIGN - MODERATORS: E. BARKE, HANNOVER U, DE; P. GROENEVELD, MAGMA DESIGN AUTOMATION, NL
A Polynomial Time Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem (/csdl/proceedings-article/date/2002/14710470/12OmNwVrGX) 🔒

pp. 0470

by L. Huang (/csdl/search/default?type=author&givenName=L.&surname=Huang), X. Tang (/csdl/search/default?type=author&givenName=X.&surname=Tang), H. Xiang (/csdl/search/default?type=author&givenName=H.&surname=Xiang), D. Wong (/csdl/search/default?type=author&givenName=D.&surname=Wong), I. Liu (/csdl/search/default?type=author&givenName=I.&surname=Liu)

5D: SOC AND SYSTEM TEST - MODERATORS: Y. ZORIAN, LOGICVISION, US; D. GIZOPOULOS, PIRAEUS U, GR
Test Planning and Design Space Exploration in a Core-Based Environment (/csdl/proceedings-article/date/2002/14710478/12OmNrYImV7) 🔒

pp. 0478

by E. Cota (/csdl/search/default?type=author&givenName=E.&surname=Cota), L. Carro (/csdl/search/default?type=author&givenName=L.&surname=Carro), M. Lubaszewski (/csdl/search/default?type=author&givenName=M.&surname=Lubaszewski), A. Orailoglu (/csdl/search/default?type=author&givenName=A.&surname=Orailoglu)

5D: SOC AND SYSTEM TEST - MODERATORS: Y. ZORIAN, LOGICVISION, US; D. GIZOPOULOS, PIRAEUS U, GR

A Hierarchical Test Scheme for System-On-Chip Designs (/csdl/proceedings-article/date/2002/14710486/12OmNwe2ImQ) 🔒

pp. 0486

by J. Li (/csdl/search/default?type=author&givenName=J.&surname=Li), H. Huang (/csdl/search/default?type=author&givenName=H.&surname=Huang), J. Chen (/csdl/search/default?type=author&givenName=J.&surname=Chen), C. Su (/csdl/search/default?type=author&givenName=C.&surname=Su), C. Wu (/csdl/search/default?type=author&givenName=C.&surname=Wu), C. Cheng (/csdl/search/default?type=author&givenName=C.&surname=Cheng), S. Chen (/csdl/search/default?type=author&givenName=S.&surname=Chen), C. Hwang (/csdl/search/default?type=author&givenName=C.&surname=Hwang), H. Lin (/csdl/search/default?type=author&givenName=H.&surname=Lin)

5D: SOC AND SYSTEM TEST - MODERATORS: Y. ZORIAN, LOGICVISION, US; D. GIZOPOULOS, PIRAEUS U, GR

Efficient Wrapper/TAM Co-Optimization for Large SOCs (/csdl/proceedings-article/date/2002/14710491/12OmNqBbHxf) 🔒

pp. 0491

by V. Iyengar (/csdl/search/default?type=author&givenName=V.&surname=Iyengar), K. Chakrabarty (/csdl/search/default?type=author&givenName=K.&surname=Chakrabarty), E. Marinissen (/csdl/search/default?type=author&givenName=E.&surname=Marinissen)

Showing 100 out of 254

Load More

Load All



Sign up for our newsletter.

EMAIL ADDRESS



(https://www.facebook.com/ieee-computer-society/https://www.facebook.com/ieee-computer-society/)



(https://twitter.com/ieeecompsoc/https://twitter.com/ieeecompsoc/)



(https://www.linkedin.com/company/ieee-computer-society/https://www.linkedin.com/company/ieee-computer-society/)



(https://www.instagram.com/ieeecompsoc/https://www.instagram.com/ieeecompsoc/)



(https://www.youtube.com/user/IEEEComputerSociety/https://www.youtube.com/user/IEEEComputerSociety/)

trk=vsrp_companies_res_name&trkInfo=VSRPsearchId%3A33726151422570149105%2CVSRPtargetId%

IEEE COMPUTER SOCIETY

About Us (https://www.computer.org/about)

Board of Governors (/volunteering/board-of-governors)

Newsletters (https://www.computer.org/resources/newsletters)

Press Room (https://www.computer.org/press-room)

IEEE Support Center (<https://supportcenter.ieee.org/>)

Contact Us (<https://www.computer.org/about/contact>)

DIGITAL LIBRARY

Magazines (<https://www.computer.org/csdl/magazines>)

Journals (<https://www.computer.org/csdl/journals>)

Conference Proceedings (<https://www.computer.org/csdl/proceedings>)

Video Library (<https://www.computer.org/csdl/video-library>)

COMPUTING RESOURCES

Jobs Board (<https://jobs.computer.org/>)

Courses & Certifications (<https://www.computer.org/education>)

Webinars (<https://www.computer.org/video-library>)

Podcasts (<https://www.computer.org/resources/podcasts>)

Tech News (<https://www.computer.org/publications/tech-news>)

Membership (<https://www.computer.org/membership/>)

COMMUNITY RESOURCES

Conference Organizers (<https://www.computer.org/conferences/organize-a-conference/organizer-resources>)

Authors (<https://www.computer.org/publications/author-resources>)

Chapters (<https://www.computer.org/communities/professional-chapters/resources>)

Communities (<https://www.computer.org/communities>)

BUSINESS SOLUTIONS

Corporate Partnerships (<https://www.computer.org/corporate-programs>)

Conference Sponsorships & Exhibits (<https://www.computer.org/advertising-and-sponsorship-opportunities/conference-sponsorship-and-exhibit-sales?source=advertise>)

Advertising (<https://www.computer.org/advertising-and-sponsorship-opportunities>)

Recruiting (<https://www.computer.org/advertising/recruitment>)

Digital Library Institution Subscriptions (<https://www.computer.org/digital-library/institutional-subscriptions>)

POLICIES

Privacy (<https://www.ieee.org/security-privacy.html>)

Accessibility Statement (<https://www.ieee.org/accessibility-statement.html>)

IEEE Nondiscrimination Policy (<https://www.ieee.org/nondiscrimination>)

XML Sitemap (<https://www.computer.org/sitemap.xml>)

©IEEE — All rights reserved. Use of this website signifies your agreement to the IEEE Terms and Conditions.

A not-for-profit organization, the Institute of Electrical and Electronics Engineers (IEEE) is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.