

COMPOSITION

B O O K

WIDE RULED

80 Sheets • 10" x 7⁷/₈"

HIRAM MCCALL

818 700 7072

2/6/99-12/1/99

#26-250



0 74319 26250 3



©1997 AMPAD, Dallas, TX 75237
Division of American Pad & Paper Co.
Made in Brazil

RESTRICTED - ATTORNEYS' EYES
ONLY

AGNC0003745
Restricted - Attorneys' Eyes Only

AGNC_NIN0001692
IPR2024-00667
AGNC EX2005

- ✓ Texas state funding letter CALIP
- ✓ Deving to write letter
- ✓ Dev up abstract.
- ✓ John Morgan *only done*
- start with old proposal and improve point.
- Xilinx

6/6/95 8:30 Agave Hills

2K - 1M Gate VHDL \$995 to \$4900

2K - 40K VHDL VHDL \$495
design & enter
plan
Place, and route
download

Allian series

FPGA

cable to parallel port
to download parts

CAOENOR = 64K RAM Puff
1-800-746-6223

SYNOPSIS

MENTOR

New Horizons
Avnet

- Trip for FT. Eustis & for JSC Houston
- slides or demo?

leave 6:52 10.8 hrs

MONDAY 6/7/99 arrive 8:05

- Win CE is being set up.
- Working with HP to get scope & voltmeter
- Find flux value
- Get display sw from Marty
- Houston PH II get out word design - uMems 2mV
but in more detail about electronics pieces together
for Task II. Now electronics bill need to see real
implementation. Now we make prototype & how it is
integrated into system. ← get block diagram of new
system
Take out reference to Mitel chipsets.
Put in more design description
Mike Brade & Johnson SPC comes the same
more effort into the. Put within CE ref into
beginning.
JSC wants to see prototype IMU for space applications.
goal is to flight test the small ^{packaged} IMU.
Call it Miniatur MEMS IMU.

- make subject clear. MEMSMD for space use.
- Put task 4, 5, 6 into one task
- Put photo of development setup in mykon & Johnson PH proposal
- for presentation we study what system to do in phase I. in phase II we make ASIC & repackage
- show presentation about vltm slides.
- diagram of NAV system showing MEMS fitting into it
- PH II not doing design but doing repackage and package
- wants product to be ~~product~~ realized.
- more HW SW features to be incorporated
- due 14TH June - Final
- AGRC
- unique features
 - hinge design
 - mass distribution for resonant mode
 - resonance lock circuitry ^{make} by unique phase & amplitude
 - amplitude regulation to reference for SF consistency
 - temperature stabilization - bias & SF
 - Low damping - moderate vacuum package unique
 - Sensing circuitry for minimizing bias & SF changes.

Leave Time 11.1 hrs

Tues 6/8/99 arrive 8:06

- change to B&P June 15, 16, 17
- RTI - watchout
 - ✓ Fengs proposal PH II by tomorrow morning.
 - worked on reset of switches and on the SW for the 62.5 MHz processing

Leave Time 11.1 hrs

W 6/9/99 arrive 8:06
Synopsis VHDL tool trial basis

JPL - PH II Fengs proposal
substantiated figure on page 14

- Demo Dos? next week?

HP 1500B 29 - 4444 00150

scope here today

→ ASIC tools quotes

→ all data needs to be substantiated

- ✓ Scope arrived - Sandy agrees to call back and provide request to send back old scope for repair

1000-403-0001
model - 54601A
and serial 3227A 07726

F 9/3/99 IN 7:53

- ✓ 00 WPR
- ✓ VAL to get drawings of Gyro off the LAD files
- Ed Prabhalla called and said we can use our amplifier
- James says our Altera FPGA is SRAM, so it needs to be downloaded every time it is powered down.
- file is out for board fabrication
- parts are ordered

leave 6:50 10.9 hrs

MON - Holiday

TUES 9/7/99 arrive 8:13

- An Dong to complete SPV document
- first • Gary at Avanti Circuits says spacing ^{spacing} problems from pads to tracing - 602-806 7227
- ✓ Testing and test specs for circuit X122
- ✓ sub assemblies
- ✓ Michael Young with wirebond - \$900.00
- next week completion
- ✓ new Gyros were sent to ASCII in Irvine. They will be ready next week.

- work on the card test specifications and procedures

new Gyros have been sent to ASCII 9/7/99

- • find rate Gyro
- • range of voltage
- more description of MEMS device more response and of the voltage signal to the angular rate
- how are the angle and velocity increments correlated.
- beginning to page 15 confirm the description of the process or add to it.
- • be back on Thursday especially page 12-13 2.132 2.3 2.14 is it broad enough?

leave 7:05 10.8 hrs

wed 9/8/99 In 8:02

- ✓ get James to look at FPGA bread board testing
- ✓ spice model from KAL and simulation
- check cabling for the Rate table
- ✓ Michael Young 949 453-8988. HE did receive the parts.

leave 7:16 11.2 hrs