

Conferences > 1980 International Electron D... ?

Twin-tub CMOS - A technology for VLSI circuits

Publisher: IEEE

Cite This

PDF

L.C. Parrillo ; R.S. Payne ; R.E. Davis ; G.W. Reutlinger ; R.L. Field

All Authors

48
Paper
Citations

20
Patent
Citations

378
Full
Text Views

Alerts

Manage Content Alerts

Add to Citation Alerts

Abstract

Authors

References

Citations

Keywords

Metrics

More Like This

Download PDF

Abstract:CMOS technology has been developed through several generations of design rules with an n-type substrate (where p-channel transistors were formed) and with a p-tub implant... [View more](#)

► **Metadata**

Abstract: CMOS technology has been developed through several generations of design rules with an n-type substrate (where p-channel transistors were formed) and with a p-tub implanted and diffused region (where n-channel transistors were formed). In order to enable a separate optimization of both transistors and to utilize the dopant control available with implanted layers, a two-tub approach was adopted. Utilizing lightly doped epi on an n⁺ substrate (for latch-up protection), nitride-masked self-aligned tubs, 10¹⁶ cm⁻³ surface doping and 600Å gate oxides, an 8-mask CMOS process (named "Twin-Tub") was formulated. The combination of n on n⁺ epi and careful I/O layout renders the circuits latch-up free. Novel aspects of the process, the devices it produces and finally the resultant circuit performance are herein described.

Published in: 1980 International Electron Devices Meeting

Date of Conference: 08-10 December **DOI:** 10.1109/IEDM.1980.1899461980

More Like This

A Low-Cost Very Large Scale Integration Architecture for Multistandard Inverse Transform

IEEE Transactions on Circuits and Systems II: Express Briefs

Published: 2010

Low-Cost Implementation of Independent Component Analysis for Biomedical Signal Separation Using Very-Large-Scale Integration

IEEE Transactions on Circuits and Systems II: Express Briefs

Published: 2020

Show More

Date Added to IEEE Xplore: 09

Publisher: IEEE

August 2005

Conference Location: Washington,
DC, USA

Citations are not available for this document.

Authors



References



Citations



By Papers

By Patents

Export   | References & Cited By

Cited in Papers - IEEE (43) | Other Publishers (5)

Cited in Papers - IEEE (43)

☐ Select All

- ☐ 1. Mehmet Burak Aykenar, Muhammet Özgür, Osman Seçkin Şimşek, Oğuz Ergin, "Adapting the columns of storage components for lower static energy dissipation", *2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)*, pp.222-227, 2013.

Show Article



Google Scholar

- ☐ 2. N. Shibata, M. Watanabe, Y. Tanabe, "A current-sensed high-speed and low-power first-in-first-out memory using a wordline/bitline-swapped dual-port SRAM cell", *IEEE Journal of Solid-State Circuits*, vol.37, no.6, pp.735-750, 2002.

Show Article



Google Scholar

- ☐ 3. N. Sekikawa, W. Ando, M. Momen, K. Hirata, "Low cost and high reliability CMOS technologies, by 'retro process sequence'", *2001 IEEE International Symposium on Semiconductor Manufacturing. ISSM 2001. Conference Proceedings (Cat. No.01CH37203)*, pp.211-214, 2001.

Show Article



Google Scholar

- ☐ 4. C.T. Liu, C.P. Chang, K.H. Lee, R. Liu, "MOSFET's with one-mask sealed diffusion-junctions for ULSI applications", *IEEE Electron Device Letters*, vol.16, no.8, pp.363-365, 1995.

Show Article



Google Scholar

- ☐ 5. S. Smith, M. Ismail, Chung-Chih Hung, Shu-Chuan Huang, "Layout design considerations in MOS continuous-time integrated filters", *Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems*, pp.300-305, 1994.

Show Article



Google Scholar

- ☐ 6. C.K. Lau, C.-H. Lin, D.L. Packwood, "Sub-micron BiCMOS process design for manufacturing", *Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting*, pp.76-83, 1992.
[Show Article](#)  [Google Scholar](#)

- ☐ 7. S. Odanaka, T. Yabu, N. Shimizu, H. Umimoto, T. Ohzone, "A self-aligned retrograde twin-well structure with buried p/sup +/- layer", *IEEE Transactions on Electron Devices*, vol.37, no.7, pp.1735-1742, 1990.
[Show Article](#)  [Google Scholar](#)

- ☐ 8. D.D.-L. Tang, E. Hackbarth, T.-C. Chen, "On the very-high-current degradations on Si n-p-n transistors", *IEEE Transactions on Electron Devices*, vol.37, no.7, pp.1698-1706, 1990.
[Show Article](#)  [Google Scholar](#)

- ☐ 9. S.E. Kerns, B.D. Shafer, L.R. Rockett, J.S. Pridmore, D.F. Berndt, N. van Vonno, F.E. Barber, "The design of radiation-hardened ICs for space: a compendium of approaches", *Proceedings of the IEEE*, vol.76, no.11, pp.1470-1509, 1988.
[Show Article](#)  [Google Scholar](#)

- ☐ 10. A.D. Berenbaum, B.W. Colbry, D.R. Ditzel, R.D. Freeman, H.R. McLellan, K.J. O'Connor, M. Shoji, "CRISP: a pipelined 32-bit microprocessor with 13-kbit of cache memory", *IEEE Journal of Solid-State Circuits*, vol.22, no.5, pp.776-782, 1987.
[Show Article](#)  [Google Scholar](#)

- ☐ 11. Sung Mo Kang, "Metal--Metal Matrix (M /sup 3/) for High-Speed MOS VLSI Layout", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol.6, no.5, pp.886-891, 1987.
[Show Article](#)  [Google Scholar](#)

- ☐ 12. T.C. Poon, M. Kerestes, R.F. Fischer, G.P. Sampson, S. Hwang, W.J. Yang, M.L. Willis, "A CMOS DRAM controller chip implementation", *IEEE Journal of Solid-State Circuits*, vol.22, no.3, pp.491-494, 1987.
[Show Article](#)  [Google Scholar](#)

- ☐ 13. A. Berenbaum, B. Colbry, D. Ditzel, R. Freeman, H. McLellan, M. Shoji, K. O'Connor, "A pipelined 32b microprocessor with 13Kb of cache memory", *1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers*, vol.XXX, pp.34-35, 1987.
[Show Article](#)  [Google Scholar](#)

- ☐ 14. R.W. Gregor, "Some consequences of ion beam shadowing in CMOS source/drain formation", *IEEE Electron Device Letters*, vol.7, no.12, pp.677-679, 1986.

[Show Article](#)  [Google Scholar](#)

-
- ☐ 15. W.C. Holton, R.K. Cavin, "A perspective on CMOS technology trends", *Proceedings of the IEEE*, vol.74, no.12, pp.1646-1668, 1986.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 16. J.B. Kuo, R.W. Dutton, B.A. Wooley, "MOS Pass transistor turn-off transient analysis", *IEEE Transactions on Electron Devices*, vol.33, no.10, pp.1545-1555, 1986.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 17. W.W. Troutman, P.W. Diodato, A.K. Goksel, Mean-Sea Tsay, R.H. Krambeck, "Design of a Standard Floating-Point Chip", *IEEE Journal of Solid-State Circuits*, vol.21, no.3, pp.396-399, 1986.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 18. A. Stolmeijer, "A twin-well CMOS process employing high-energy ion implantation", *IEEE Transactions on Electron Devices*, vol.33, no.4, pp.450-457, 1986.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 19. A.E. Schmitz, J.Y. Chen, "Design, modeling, and fabrication of subhalf-micrometer CMOS transistors", *IEEE Transactions on Electron Devices*, vol.33, no.1, pp.148-153, 1986.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 20. M. Banu, Y. Tsividis, "An elliptic continuous-time CMOS filter with on-chip automatic tuning", *IEEE Journal of Solid-State Circuits*, vol.20, no.6, pp.1114-1121, 1985.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 21. W.G. Meyer, G.W. Dick, K.H. Olson, K.H. Lee, J.A. Shimer, "Integrable high voltage CMOS: Devices, process application", *1985 International Electron Devices Meeting*, pp.732-735, 1985.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 22. E.C. Sangiorgi, M.R. Pinto, S.E. Swirhun, R.W. Dutton, "Two-Dimensional Numerical Analysis of Latchup in a VLSI CMOS Technology", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol.4, no.4, pp.561-574, 1985.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 23. E.C. Sangiorgi, M.R. Pinto, S.E. Swirhun, R.W. Dutton, "Two-dimensional numerical analysis of latchup in a VLSI CMOS technology", *IEEE Transactions on Electron Devices*, vol.32, no.10, pp.2117-2130, 1985.
[Show Article](#)  [Google Scholar](#)
-

- ☐ 24. W. W. Troutman, P. W. Diodato, A. K. Goksel, M. S. Tsay, R. H. Krambeck, "Design of a Standard Floating Point Chip", *ESSCIRC '85: 11th European Solid-State Circuits Conference*, pp.3-8, 1985.
[Show Article](#)  [Google Scholar](#)

- ☐ 25. Bedrich J. Hosticka, Gunter Zimmer, "Integration of Detector Arrays and Readout Electronics on a Single Chip", *IEEE Transactions on Nuclear Science*, vol.32, no.1, pp.402-408, 1985.
[Show Article](#)  [Google Scholar](#)

- ☐ 26. Yuan Taur, G.J. Hu, R.H. Dennard, L.M. Terman, Chung-Yu Ting, K.E. Petrillo, "A Self-Aligned 1- μ m-Channel CMOS Technology with Retrograde n-Well and Thin Epitaxy", *IEEE Journal of Solid-State Circuits*, vol.20, no.1, pp.123-129, 1985.
[Show Article](#)  [Google Scholar](#)

- ☐ 27. Yuan Taur, G.J. Hu, R.H. Dennard, L.M. Terman, Chung-Yu Ting, K.E. Petrillo, "A self-aligned 1- μ m-channel CMOS technology with retrograde n-well and thin epitaxy", *IEEE Transactions on Electron Devices*, vol.32, no.2, pp.203-209, 1985.
[Show Article](#)  [Google Scholar](#)

- ☐ 28. A. Komal, K. Goskel, P. Diodato, J. Fields, U. Gumaste, Chaw Kung, Kingyao Lin, M. Lega, P. Maurer, Thomas Ng, Yaw Oh, M. Thierbach, "An IEEE standard floating point chip", *1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers*, vol.XXVIII, pp.18-19, 1985.
[Show Article](#)  [Google Scholar](#)

- ☐ 29. J. Agraz-Guerena, R.A. Ashton, W.J. Bertram, R.C. Melin, R.C. Sun, J.T. Clemens, "Twin tub III - A third generation CMOS technology", *1984 International Electron Devices Meeting*, pp.63-66, 1984.
[Show Article](#)  [Google Scholar](#)

- ☐ 30. Ronald L. Wadsack, "Design Verification and Testing of the WE 32100 CPUs", *IEEE Design & Test of Computers*, vol.1, no.3, pp.66-75, 1984.
[Show Article](#)  [Google Scholar](#)

- ☐ 31. J.Y.-T. Chen, "Quadruple-well CMOS for VLSI technology", *IEEE Transactions on Electron Devices*, vol.31, no.7, pp.910-919, 1984.
[Show Article](#)  [Google Scholar](#)

- ☐ 32. M. Banu, Y. Tsividis, "Fully integrated active RC filters in MOS technology", *IEEE Journal of Solid-State Circuits*, vol.18, no.6, pp.644-651, 1983.

[Show Article](#)  [Google Scholar](#)

-
- ☐ 33. Y. Niitsu, H. Nihira, K. Kanzaki, S. Kohyama, "Resistane modulation effect due to current injection and CMOS latch-up", *1983 International Electron Devices Meeting*, pp.164-167, 1983.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 34. N. Endo, N. Kasai, A. Ishitani, Y. Kurogi, "CMOS technology using SEG isolation technique", *1983 International Electron Devices Meeting*, pp.31-34, 1983.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 35. Sung Mo Kang, R.H. Krambeck, H.-F.S. Law, A.D. Lopez, "Gate Matrix Layout of Random Control Logic in a 32-bit CMOS CPU Chip Adaptable to Evolving Logic Design", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol.2, no.1, pp.18-29, 1983.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 36. R. Jerdonek, M. Ghezze, J. Weaver, S. Combs, "Reduced geometry CMOS technology", *1982 International Electron Devices Meeting*, pp.450-453, 1982.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 37. A.C. Hui, Shang-Yi Chiang, K.M. Cham, "An oxide masked p+ source/drain implant for VLSI CMOS", *1982 International Electron Devices Meeting*, pp.698-701, 1982.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 38. L.C. Parrillo, L.K. Wang, R.D. Swenumson, R.L. Field, R.C. Melin, R.A. Levy, "Twin-Tub CMOS II-An advanced VLSI technology", *1982 International Electron Devices Meeting*, pp.706-709, 1982.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 39. B. T. Murphy, "CMOS Technologies & Design Strategies for Microcomputers", *ESSCIRC '82: Eighth European Solid-State Circuits Conference*, pp.118-125, 1982.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 40. T.P. Chow, A.J. Steckl, R.T. Jerdonek, "Refractory MoSi₂ and MoSi₂/polysilicon bulk CMOS Circuits", *IEEE Electron Device Letters*, vol.3, no.2, pp.37-40, 1982.
[Show Article](#)  [Google Scholar](#)
-
- ☐ 41. D.B. Scott, Y.C. See, C.K. Lau, R.D. Davies, "Considerations for scaled CMOS source/drains", *1981 International Electron Devices Meeting*, pp.538-541, 1981.
[Show Article](#)  [Google Scholar](#)
-

☐ 42. M.I. Elmasry, L.R. Peterson, "A DOL CMOS static memory cell", *IEEE Journal of Solid-State Circuits*, vol.16, no.5, pp.466-471, 1981.
[Show Article](#)  [Google Scholar](#)

☐ 43. C.A.T. Salama, "VLSI technology for telecommunication ICs", *IEEE Journal of Solid-State Circuits*, vol.16, no.4, pp.253-260, 1981.
[Show Article](#)  [Google Scholar](#)

Cited in Papers - Other Publishers (5)

1. Tatsuya Ohguro, Kazumi Inoh, Eiji Morifuji, Takashi Yoshitomi, Hideki Kimijima, Hideaki Nii, Toyota Morimoto, Hisayo Momose, Kuniyoshi Yoshikawa, Hidemi Ishiuchi, Hiroshi Iwai, "CMOS/BiCMOS Technology", *VLSI Technology*, pp.2-1, 2003.
[CrossRef](#) [Google Scholar](#)

2. H. J. M. Veendrick, "Manufacture of MOS devices", *Deep-Submicron CMOS ICs*, pp.81, 2000.
[CrossRef](#) [Google Scholar](#)

3. Abdellatif Bellaouar, Mohamed I. Elmasry, "Low-Voltage Process Technology", *Low-Power Digital VLSI Design*, pp.13, 1995.
[CrossRef](#) [Google Scholar](#)

4. Robert W. Dutton, Zhiping Yu, "Technology-Oriented CAD", *Technology CAD — Computer Simulation of IC Processes and Devices*, pp.1, 1993.
[CrossRef](#) [Google Scholar](#)

5. "Isolation Techniques", *Advanced CMOS Process Technology*, vol.19, pp.97, 1989.
[CrossRef](#) [Google Scholar](#)

Keywords	▼
Metrics	▼

IEEE Personal Account	Purchase Details	Profile Information	Need Help?	Follow
CHANGE USERNAME/PASSWORD	PAYMENT OPTIONS VIEW PURCHASED DOCUMENTS	COMMUNICATIONS PREFERENCES PROFESSION AND EDUCATION TECHNICAL INTERESTS	US & CANADA: +1 800 678 4333 WORLDWIDE: +1 732 981 0060 CONTACT & SUPPORT	f in t

© Copyright 2023 IEEE - All rights reserved.

IEEE Account

- » Change Username/Password
- » Update Address

Purchase Details

- » Payment Options
- » Order History
- » View Purchased Documents

Profile Information

- » Communications Preferences
- » Profession and Education
- » Technical Interests

Need Help?

- » **US & Canada:** +1 800 678 4333
- » **Worldwide:** +1 732 981 0060
- » Contact & Support

[About IEEE Xplore](#) | [Contact Us](#) | [Help](#) | [Accessibility](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [Sitemap](#) | [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2023 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Conferences > 1980 International Electron D... ?

Twin-tub CMOS - A technology for VLSI circuits

Publisher: IEEE

Cite This

PDF

L.C. Parrillo ; R.S. Payne ; R.E. Davis ; G.W. Reutlinger ; R.L. Field

All Authors

48

Paper Citations

20

Patent Citations

378

Full Text Views

Alerts

Manage Content Alerts

Add to Citation Alerts

Abstract

Authors

References

Citations

Keywords

Metrics

More Like This

Download PDF

Abstract:CMOS technology has been developed through several generations of design rules with an n-type substrate (where p-channel transistors were formed) and with a p-tub implant... [View more](#)

► **Metadata**

Abstract: CMOS technology has been developed through several generations of design rules with an n-type substrate (where p-channel transistors were formed) and with a p-tub implanted and diffused region (where n-channel transistors were formed). In order to enable a separate optimization of both transistors and to utilize the dopant control available with implanted layers, a two-tub approach was adopted. Utilizing lightly doped epi on an n⁺ substrate (for latch-up protection), nitride-masked self-aligned tubs, 10¹⁶ cm⁻³ surface doping and 600Å gate oxides, an 8-mask CMOS process (named "Twin-Tub") was formulated. The combination of n on n⁺ epi and careful I/O layout renders the circuits latch-up free. Novel aspects of the process, the devices it produces and finally the resultant circuit performance are herein described.

Published in: 1980 International Electron Devices Meeting

Date of Conference: 08-10 December **DOI:** 10.1109/IEDM.1980.1899461980

More Like This

A Low-Cost Very Large Scale Integration Architecture for Multistandard Inverse Transform

IEEE Transactions on Circuits and Systems II: Express Briefs

Published: 2010

Low-Cost Implementation of Independent Component Analysis for Biomedical Signal Separation Using Very-Large-Scale Integration

IEEE Transactions on Circuits and Systems II: Express Briefs

Published: 2020

Show More

Date Added to IEEE Xplore: 09

Publisher: IEEE

August 2005

Conference Location: Washington,
DC, USA

Citations are not available for this document.

Authors



References



Citations



By Papers

By Patents

Export   | References & Cited By

Patent Citations (20) Patent Links Provided by 1790 Analytics

1. Bulucea, Constantin; Lindorfer, Philipp, " CONFIGURATION AND FABRICATION OF SEMICONDUCTOR STRUCTURE HAVING N CHANNEL CHANNEL JUNCTION FIELD EFFECT TRANSISTOR"

► Patent No. 7176530 View at Patent Office   Google Scholar

2. Bulucea, Constantin, " FIELD EFFECT TRANSISTOR HAVING MULTI PART CHANNEL"

► Patent No. 6576966 View at Patent Office   Google Scholar

3. Bulucea, Constantin, " FIELD EFFECT TRANSISTOR HAVING MULTI PART CHANNEL"

► Patent No. 6078082 View at Patent Office   Google Scholar

4. Bulucea, Constantin, " FABRICATION OF MULTIPLE FIELD EFFECT TRANSISTOR STRUCTURE HAVING LOCAL THRESHOLD ADJUST DOPING"

► Patent No. 6020227 View at Patent Office   Google Scholar

5. Bulucea, Constantin, " FABRICATION OF COMPLEMENTARY FIELD EFFECT TRANSISTORS EACH HAVING MULTI PART CHANNEL"

► Patent No. 5744372 View at Patent Office   Google Scholar

6. Chan, Tsiu C., " MANUFACTURE OF CMOS DEVICES"

► Patent No. 5525823 View at Patent Office   Google Scholar

7. Liou, Tian-I; Teng, Chih-Sieh, " SALICIDE COMPATIBLE CMOS PROCESS WITH A DIFFERENTIAL OXIDE IMPLANT MASK"
 ▶ Patent No. 5399513 View at Patent Office   Google Scholar

8. Iguchi, Katsuji; Hayashida, Shigeki; Kawamura, Akio; Sato, Shinichi; Tateyama, Tomohiko, " SEMICONDUCTOR DEVICE PRODUCING METHOD REQUIRING ONLY TWO MASKS FOR COMPLETION OF ELEMENT ISOLATION REGIONS AND P AND N WELLS"
 ▶ Patent No. 5362670 View at Patent Office   Google Scholar

9. Liou, Tian-I; Teng, Chih-Sieh, " DOUBLE DIFFUSED DRAIN CMOS PROCESS USING A COUNTERDOPING TECHNIQUE"
 ▶ Patent No. 4956311 View at Patent Office   Google Scholar

10. Doklan, Raymond H.; Martin JR., Edward P.; Roy, Pradip K.; Shive, Scott F.; Sinha, Ashok K., " FABRICATING A SEMICONDUCTOR DEVICE WITH LOW DEFECT DENSITY OXIDE"
 ▶ Patent No. 4851370 View at Patent Office   Google Scholar

11. Gasner, John T., " PROCESS OF MAKING TWIN WELL VLSI CMOS"
 ▶ Patent No. 4599789 View at Patent Office   Google Scholar

12. Koyanagi, Mitsumasa, " Semiconductor device comprising MISFETS and a process for manufacturing the same"
 ▶ Patent No. EP0166167 View at Patent Office  Google Scholar

13. Schwabe, Ulrich; Jacobs, Erwin; Scheibe, Adolf, " METHOD FOR MANUFACTURING VLSI COMPLEMENTARY MOS FIELD EFFECT TRANSISTOR CIRCUITS IN SILICON GATE TECHNOLOGY"
 ▶ Patent No. 4459740 View at Patent Office   Google Scholar

14. Schwabe, Ulrich; Jacobs, Erwin, " METHOD FOR PRODUCING VLSI COMPLEMENTARY MOS FIELD EFFECT TRANSISTOR CIRCUITS"
 ▶ Patent No. 4459741 View at Patent Office   Google Scholar

15. Watanabe, Atsuo; Ikeda, Takahide; Tsukuda, Kiyoshi; Hirao, Mitsuru; Mukai, Touji; Kamei, Tatsuya, " Semiconductor integrated circuit device and a method for manufacturing the same"

► Patent No. EP0110313	View at Patent Office	Google	Scholar
PARRILLO, Louis Carl; REUTLINGER, George William; WANG, Li-Kong, "PROCESS FOR FORMING COMPLEMENTARY INTEGRATED CIRCUIT DEVICES"	View at Patent Office	Google	Scholar
► Patent No. EP0104233	View at Patent Office	Google	
PARRILLO, Louis, Carl; REUTLINGER, George, William; WANG, Li-Kong, "PROCESS FOR FORMING COMPLEMENTARY INTEGRATED CIRCUIT DEVICES"	View at Patent Office	Google	Scholar
► Patent No. WO1983003709	View at Patent Office	Google	Google Scholar
Haken, Roger A., "High-voltage CMOS process"	View at Patent Office	Google	Scholar
► Patent No. EP0085168	View at Patent Office	Google	
Schwabe, Ulrich, Dr.; Jacobs, Erwin, Dr., "Process for making adjacent ion impurity implanted wells for manufacturing highly integrated complementary MOS field effect transistor circuits"	View at Patent Office	Google	Scholar
► Patent No. EP0081804	View at Patent Office	Google	
Chen, John Y., "CMOS devices with self-aligned channel stops"	View at Patent Office	Google	Scholar
► Patent No. EP0074215	View at Patent Office	Google	
		Keywords	▼
		Metrics	▼

IEEE Personal Account

Purchase Details

Profile Information

Need Help?

Follow

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2023 IEEE - All rights reserved.

About IEEE Xplore | Contact Us | Help | Accessibility | Terms of Use | Nondiscrimination Policy | IEEE Ethics Reporting | Sitemap | IEEE Privacy Policy

US & CANADA: +1 800 678 4333
WORLDWIDE: +1 732 981 0060
CONTACT & SUPPORT



IEEE Account Purchase Details Profile Information Need Help?

