

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

MICRON TECHNOLOGY, INC.,
Petitioner

v.

YANGTZE MEMORY TECHNOLOGIES COMPANY, LTD.,
Patent Owner

Case No.: IPR2024-00910
U.S. Patent No. 10,861,872
Issue Date: December 8, 2020

Title: THREE-DIMENSIONAL MEMORY DEVICE AND METHOD FOR
FORMING THE SAME

**DECLARATION OF SANJAY BANERJEE, Ph.D., IN SUPPORT OF
PETITION FOR *INTER PARTES* REVIEW OF
U.S. PATENT NO. 10,861,872**

	<u>TABLE OF CONTENTS</u>	<u>Page</u>
I.	INTRODUCTION.....	5
II.	QUALIFICATIONS.....	6
III.	COMPENSATION.....	10
IV.	MATERIALS CONSIDERED.....	10
V.	UNDERSTANDING OF THE GOVERNING LAW.....	12
	A. Claim Construction	12
	B. Obviousness.....	14
VI.	LEVEL OF SKILL IN THE ART.....	19
VII.	THE '872 PATENT'S EFFECTIVE FILING DATE.....	20
VIII.	TECHNOLOGY OVERVIEW	21
IX.	THE '872 PATENT.....	34
	A. Summary of Patent	34
	B. Prosecution History of the '872 Patent	41
X.	CLAIM CONSTRUCTION	42
	A. “dummy source structure” (Claims 1-6, 11-13).....	43
	B. “surrounding” (Claims 1-6, 11-13)	48
XI.	SUMMARY OF OPINIONS	54
XII.	OVERVIEW OF THE PRIOR ART.....	55
XIII.	GROUND 1: CLAIMS 7-10 ARE OBVIOUS OVER PARK	63
	A. Claim 1	63
	1. [1.PRE] “A three-dimensional (3D) memory device, comprising:”	63
	2. [1.A] “a substrate;”	64
	3. [1.B] “a memory stack comprising interleaved conductive layers and dielectric layers on the substrate;”	65
	4. [1.C] “a staircase structure on one side of the memory stack;”	67

5.	[1.D] “a staircase contact in the staircase structure; and”	72
6.	[1.E] “a plurality of dummy source structures each extending vertically through the staircase structure, the plurality of dummy source structures surrounding the staircase contact,”	75
7.	[1.F] “wherein each of the dummy source structures comprises a conductive contact.”	87
B.	Claim 5	89
1.	[5] “The 3D memory device of claim 1, wherein in a plan view, at least two of the plurality of dummy source structures are arranged in a first row that extends along a first lateral direction.”	89
C.	Claim 7	93
1.	[7] “The 3D memory device of claim 5, further comprising a plurality of dummy channel structures surrounding the staircase contact, each dummy channel structure extending vertically through the staircase structure.”	93
2.	[8] “The 3D memory device of claim 7, wherein the plurality of dummy channel structures are of nominally equal lateral distances to the staircase contact.”	111
D.	Claim 9	113
1.	[9] “The 3D memory device of claim 7, wherein in the plan view, the plurality of dummy source structures interleave with the plurality of dummy channel structures.”	113
E.	Claim 10	116
1.	[10] “The 3D memory device of claim 7, wherein in the plan view, at least two of the plurality of dummy channel structures are arranged in a third row that extends along a third lateral direction in parallel with the first or the second lateral direction.”	116
XIV.	SECONDARY CONSIDERATIONS OF NON- OBVIOUSNESS	120

Petition for *Inter Partes* Review of U.S. Patent No. 10,861,872
Declaration of Sanjay Banerjee

XV.	DECLARATION.....	120
-----	------------------	-----

I, Sanjay Banerjee, hereby declare as follows:

I. INTRODUCTION

1. My name is Sanjay Banerjee. I have been retained on behalf of Petitioner Micron Technology, Inc. (“Micron”) to provide this Declaration concerning technical subject matter relevant to the *inter partes* review petition (“Petition”) concerning U.S. Patent No. 10,861,872 (Ex. 1001, the “’872 Patent”). This Declaration follows a previous declaration from me relating to claims 1-6 and 11-13 of the ’872 Patent (IPR2024-00789, Ex. 1003), which is a different set of claims than I address herein.

2. In the preparation of this Declaration, I have confined my analysis to the materials and opinions that were available at the time of the preparation of this Declaration. I reserve the right to supplement this Declaration in response to additional evidence that may come to light.

3. If requested, I am prepared to explain (in a deposition or at a trial before the Patent Trial and Appeal Board (the “Board”)) the technology disclosed in the Challenged Patents—including the state of the art in the relevant timeframe. Similarly, I am prepared to explain the technology disclosed in the Park (Ex. 1005, U.S. Patent No. 9,859,297) reference, and in any other prior art references cited herein. This may include, among other things, background information on 3D NAND technology.

4. I am over 18 years of age and competent to testify to the matters addressed in this Declaration.

II. QUALIFICATIONS

5. I currently serve as the Cockrell Family Regents Chair Professor of Electrical and Computer Engineering and Director of the Microelectronics Research Center at the University of Texas at Austin (“UT”). Prior to this position, I was first an Assistant Professor (September 1987-August 1990) and later an Associate Professor (September 1990-August 1993) at UT, before being named a Professor in September 1993. Prior to starting my academic work at UT, I was a member of the technical staff at Texas Instruments (Corporate R&D) from the time I completed my doctoral studies in 1983 until August 1987. I worked on vertical 3D Dynamic Random Access Memory (DRAM) cells (see S. Banerjee and M. Bordelon, “A Model for the Trench Transistor,” *IEEE Trans. Elec. Dev.*, 34 (12), 2485-2493, December 1987).

6. In addition to my academic work at UT, I was also the Director of the South West Academy of Nanoelectronics, one of three centers created by the Semiconductor Research Corporation Nanoelectronics Research Initiative in 2006 to research and develop a replacement for conventional metal oxide semiconductor field effect transistors (“MOSFETs”) during the entire program.

7. I received my Ph.D. in Electrical Engineering from the University of Illinois in 1983. I also received an M.S. in Electrical Engineering from the University of Illinois in 1981. I received a B. Tech. in Electronics from the Indian Institute of Technology at Kharagpur in 1979.

8. As described in my CV (Ex.1004), I have more than 40 years of experience in the field of electrical engineering, including extensive experience in semiconductor development and fabrication including that of 3-Dimensional Dynamic Random Access Memory (“DRAM”) cells, MOSFETs, flash memory, and beyond-complementary metal-oxide-semiconductor (“CMOS”) transistors. My work in these fields has resulted in thirty-five United States patents related to methods of forming polysilicon and novel transistors, flash memory, and vertical DRAM cells. I have been elected a Fellow of the National Academy of Inventors.

9. Much of my research and experience has related to methods for MOSFET fabrication and design, including deposition of thin films by chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), patterning using photolithography and etching using plasma-based Reactive Ion Etching (RIE) which are some of the processing techniques used to make 3D NAND flash. I have worked extensively on polysilicon thin film transistors similar to the ones used in the channel of NAND flash memory cells, high-k and other dielectrics used for charge storage, and for tunneling. A number of the sponsored

research grants on which I have been a principal or coinvestigator have related to chemical deposition methods and/or ultra-shallow source/drain junction technology, including “Transport in MOSFETs” (Motorola, August 1993-August 1994), “Ultra Shallow Junction Technology” (SEMATECH January 1994-December 1996), and “Vertical Si-Ge-C MOSFETS” (Semiconductor Research Corporation September 2000-August 2003). In addition, I am an author on over forty publications relating to flash memory cells, including vertical 3D memory that can be used in NAND flash (e.g., Sarkar J, Dey S, Shahrjerdi D, Banerjee SK, Vertical Flash memory cell with nanocrystal floating gate for ultradense integration and good retention IEEE ELECTRON DEVICE LETTERS 28 (5): 449-451 MAY 2007.) One of my papers on flash memory was given a Best Paper Award by the SRC.

10. I am a Fellow of the Institute of Electrical and Electronics Engineers (“IEEE”), the American Physical Society (“APS”), and the American Association for the Advancement of Science (“AAAS”). I have served on numerous professional and government committees in the electrical engineering field, including chairing multiple IEEE committees, meetings, and programs, serving on Morgan & Claypool’s editorial board, and serving as a member on the International Technology Roadmap for Semiconductors (“ITRS”).

11. I have taught courses in Semiconductor Physics, Solid State Electronic Devices, and Microelectronic and VLSI Device Fabrication at UT. In addition, I

have delivered many courses to industry on Semiconductor Devices and Memory and Semiconductor Processing. I have taught courses that cover 3D memories, such as 3D NAND (Ultra Large Scale Integration Techniques and Solid State Electronic Devices). As a principal investigator, I have been the advisor to over 80 Doctoral and Masters students.

12. I am the co-author of several books and invited book chapters covering the area of electronic and semiconductor devices, including: Dopant Diffusion, Solid State Electronic Devices (three editions), Silicon-germanium Devices, and Novel 3D CMOS. I have authored or co-authored more than 1,000 papers and presentations in the areas of semiconductor devices and electronics development over the course of my career.

13. I have been the recipient of fifty grants to fund my research from a variety of funding agencies including the National Science Foundation (“NSF”), DARPA, the Department of Energy, Semiconductor Research Corporation, the Department of Defense-Multidisciplinary University Research Initiative, and the Office of Naval Research.

14. I have received numerous awards for my work, including the NSF Presidential Young Investigator Award. The NSF Presidential Young Investigator

Award was¹ a highly competitive honor and grant bestowed annually upon recognized young academic leaders in science and engineering. I have received numerous other awards, including some the highest honors for semiconductor devices such as the Andrew Grove Award from IEEE, and the Semiconductor Industry Association/Semiconductor Research Corporation University Researcher Award, for my work in semiconductor memory and transistors, which are described in more detail in my CV (Ex.1004).

III. COMPENSATION

15. I am being compensated for my work in this matter at an hourly rate of \$650.00 for consulting services. My compensation is not based on the outcome of this matter or on the substance of my opinions.

IV. MATERIALS CONSIDERED

16. In preparing this declaration, I reviewed and considered the following materials, along with any other materials referenced in the body of my declaration:

¹ The NSF Presidential Young Investigator Award was an award given out by the NSF until 1991, at which time it was replaced with the NSF Young Investigator Awards and Presidential Faculty Fellows Program.

Petition for *Inter Partes* Review of U.S. Patent No. 10,861,872
Declaration of Sanjay Banerjee

EXHIBIT NO.	DESCRIPTION
1001	U.S. Patent No. 10,861,872 B2 to Liu et al.
1002	File History of U.S. Patent No. 10,861,872 to Liu et al.
1005	U.S. Patent No. 9,859,297 B2 to Park et al. (“Park”)
1006	U.S. Patent Publ. No. 2019/0081061 A1 to Tessariol et al. (“Tessariol”)
1007	Aritome, “NAND Flash Memory Technologies” (2016)
1008	Silvagni, “3D NAND Flash Based on Planar Cells,” Computers 2017
1009	Micheloni et al., “Inside Solid State Drives (SSDs)” (2 nd Ed. 2018)
1010	U.S. Patent No. 10,381,369 B2 to Kim et al.
1011	U.S. Patent No. 10,475,737 B2 to Tang et al.
1012	Certified English Translation of Chinese Patent Application Publ. No. CN108766971 to Liu (“Liu”)
1013	Chinese Patent Application Publ. No. CN108766971 to Liu
1014	U.S. Patent No. 8,945,996 B2 to Tang et al.
1018	Print out from Geographic Wiki, https://www.studycountry.com/wiki/what-is-a-piece-of-land-surrounded-by-water-on-2-side (last visited Mar. 28, 2024)
1019	U.S. Patent No. 9,530,492 to Lee
1023	Micheloni, “3D Flash Memories” (2016)
1024	U.S. Patent No. 9,953,992 to Ogawa et al.
1025	U.S. Patent No. 10,290,643 to Kai et al.

EXHIBIT NO.	DESCRIPTION
1026	YMTC's Exemplary Infringement Claim Chart for U.S. Patent No. 10,861,872 – 232L (Ex G-3 to YMTC's Disclosure of Asserted Claims and Infringement Contentions), dated May 6, 2024 [PROTECTIVE ORDER MATERIAL – FILED UNDER SEAL]
1027	U.S. Patent No. 10,115,632 to Masamori et al.
1028	U.S. Patent No. 5,945,717 to Chevallier
1029	U.S. Patent No. 10,347,487 to Lee et al.
1030	Ronse, "Optical lithography—a historical perspective," C. R. Physique 7 (2006)

V. UNDERSTANDING OF THE GOVERNING LAW

17. I am not an attorney but have been instructed in and applied the law as described in this section.

A. Claim Construction

18. I understand that the first step in determining whether a patent claim would have been anticipated or obvious is to ascertain how a person of ordinary skill in the art ("POSITA") would have understood the claim terms.

19. I have been instructed by counsel on the law regarding claim construction and patent claims, and I understand that a patent may include two types of claims: independent claims and dependent claims. An independent claim stands alone and includes only the limitations it recites. A dependent claim can depend

from an independent claim, or it can further depend from another dependent claim. I understand that a dependent claim includes all the limitations that it recites, in addition to all the limitations recited in the claim(s) from which it depends.

20. It is my understanding that in proceedings before the USPTO, the claims of a patent are to be construed under what is referred to as the “*Phillips* standard.” I understand that this means that claim terms of a patent are given the ordinary and customary meaning they would have to a POSITA in view of the description provided in the patent itself and the patent’s file history.

21. I understand that to determine how a person of ordinary skill would understand a claim term, one should look to those sources available that show what a person of skill in the art would have understood the disputed claim language to mean. I understand that, in construing a claim term, one looks primarily to the intrinsic patent evidence, including the words of the claims themselves, the remainder of the patent specification, and the patent’s prosecution history. I understand that extrinsic evidence, which is evidence external to the patent and the prosecution history, may also be useful in interpreting patent claims when the intrinsic evidence itself is insufficient.

22. I understand that words or terms should be given their ordinary and accepted meaning unless it clearly appears that the inventors were using them to mean something else. In making this determination, the claims, the remainder of the

patent, and the prosecution history are of paramount importance. Additionally, the patent and its prosecution history must be consulted to confirm whether the patentee has acted as its own lexicographer (*i.e.*, provided its own special meaning to any disputed terms) or intentionally disclaimed, disavowed, or surrendered any claim scope.

23. I further understand that in proceedings before the PTAB, claim terms need only be construed to the extent necessary to resolve any controversy that may arise.

24. In comparing the claims of the Challenged Patent to the prior art, I have considered the '872 Patent and its file history in light of the understanding of a POSITA at the time of the alleged invention. I address further how a POSITA would have understood the claims of the alleged invention in Section X.

B. Obviousness

25. I have been further instructed and understand that a patent claim is unpatentable and invalid as obvious if the subject matter of the claim as a whole would have been obvious under 35 U.S.C. §103(a) to a person of ordinary skill in the art of the claimed subject matter as of the time of the invention at issue. I understand that when assessing the obviousness of claimed subject matter, the following factors are evaluated: (1) the scope and content of the prior art; (2) the difference or differences between each claim of the patent and the prior art; and (3)

the level of ordinary skill in the art at the time the patent was filed. I also understand that the Board considers certain objective factors if they are present, generally referred to as “secondary considerations” or “objective indicia” of nonobviousness, as further discussed below in this section.

26. I have been informed that there are two ways to determine whether prior art is analogous and thus can be considered prior art: (1) whether the art is from the same field of endeavor, regardless of the problem addressed, and (2) if the reference is not within the field of the patentee’s endeavor, whether the reference still is reasonably pertinent to the particular problem with which the patentee is involved. I have also been informed that the field of endeavor of a patent is not limited to the specific point of novelty, the narrowest possible conception of the field, or the particular focus within a given field. I have also been informed that a reference is reasonably pertinent if, even though it may be in a different field from that of the patentee’s endeavor, it is one which, because of the matter with which it deals, logically would have commended itself to a patentee’s attention in considering his or her problem.

27. I understand that claimed subject matter may be obvious in view of more than one item of prior art. I understand, however, that it is not enough to show simply that all the limitations of the claimed subject matter are spread throughout the prior art. Instead, for claimed subject matter to be obvious over multiple

references, there generally must have been some reason or motivation for one of ordinary skill in the art to combine the teachings of the prior art references to arrive at the claimed subject matter.

28. I have been informed that, in seeking to determine whether an invention that is a combination of known elements would have been obvious to a person of ordinary skill in the art at the time of the invention, one must consider the references in their entirety to ascertain whether the disclosures in those references render the combination obvious to such a person.

29. I have been informed and understand that, while not required, the prior art references themselves may provide a teaching, suggestion, motivation, or reason to combine, but that other times the motivation linking two or more prior art references is common sense to a POSITA at the time of the invention.

30. I understand that a particular combination may be proven obvious merely by showing that it was obvious to try the combination. I have been informed that, if a technique has been used to improve one device, and a person of ordinary skill in the art would recognize that it would improve similar devices in the same way, using the technique is obvious unless its actual application is beyond his or her skill. I have further been informed and understand that a POSITA combines the teachings of the prior art references and does not necessarily combine the embodiments of those teachings physically.

31. I further understand that an obviousness analysis recognizes that market demand, rather than scientific literature, often drives innovation, and that a motivation to combine references also may be supplied by the direction of the marketplace. For example, when there is a design need or market pressure to solve a problem and there are a finite number of identified, predictable solutions, a person of ordinary skill has good reason to pursue the known options within his or her technical grasp because the result is likely the product not of innovation but of ordinary skill and common sense.

32. I have been informed that the combination of familiar elements according to known methods is likely to be obvious when it does no more than yield predictable results. Thus, where all of the elements of a claim are used in substantially the same manner in devices in the same field of endeavor, the claim is likely obvious.

33. Additionally, I understand that a patent is likely to be invalid for obviousness if a person of ordinary skill can implement a predictable variation or if there existed at the time of the invention a known problem for which there was an obvious solution encompassed by the patent's claims. Therefore, when a work is available in one field of endeavor, design incentives and other market forces can prompt variations of it, either in the same field or a different one.

34. I further understand that combining embodiments related to each other in a single prior art reference would not ordinarily require a leap of inventiveness.

35. I also understand that one of ordinary skill in the art must have had a reasonable expectation of success when combining references for claimed subject matter to be obvious.

36. I have been informed and I understand that factors referred to as “objective indicia of non-obviousness” or “secondary considerations” are also to be considered when assessing obviousness when such evidence is available. I understand that these factors can include: (1) commercial success; (2) long-felt but unresolved needs; (3) copying of the invention by others in the field; (4) initial expressions of disbelief by experts in the field; (5) failure of others to solve the problem the claimed subject matter solved; and (6) unexpected results.

37. I also understand that evidence of objective indicia of nonobviousness must be commensurate in scope with the claimed subject matter. I further understand that there must be a relationship, sometimes referred to as a “nexus,” between any such secondary indicia and the claimed invention. I also have been informed that even when they are present, secondary considerations may be unable to overcome primary evidence of obviousness (*e.g.*, motivation to combine with predictable results) that is sufficiently strong.

38. Finally, I have been informed that one cannot use hindsight to determine that an invention was obvious.

39. I provide my opinions in this declaration based on the guidelines set forth above.

VI. LEVEL OF SKILL IN THE ART

40. I have been informed and understand that the level of ordinary skill in the relevant art at the time of the invention is relevant to inquiries such as the meaning of claim terms, the meaning of disclosures found in the prior art, and the reasons a POSITA may have for combining references.

41. I have been informed and understand that factors that may be considered in determining the level of ordinary skill include: (1) the education of the inventor; (2) the type of problems encountered in the art; (3) prior art solutions to those problems; (4) rapidity with which innovations are made; (5) sophistication of the technology; and (6) education level of active workers in the relevant field. I have been further informed and understand that a POSITA is also a person of ordinary creativity.

42. A POSITA in the field of the '872 Patent would have had a bachelor of science degree in electrical engineering or a similar discipline, along with 2-3 years of professional experience working with (*e.g.*, researching, designing, or teaching) monolithic 3D structures and NAND memory devices, or an equivalent level of skill,

knowledge, and experience (*e.g.*, an advanced degree may replace some of the professional experience). This POSITA would have been aware of and generally knowledgeable about 3D NAND's structure, its component parts, how it operates, and how it is controlled.

43. In view of my educational background and work experience, I am a person of more than the ordinary level of skill in the art of the '872 Patent and was so by February 26, 2019. In forming my opinions, I have drawn on my academic background and professional experiences. My opinions herein, however, were formed taking into account the perspective of a POSITA.

VII. THE '872 PATENT'S EFFECTIVE FILING DATE

44. I understand that the application leading to the '872 Patent was filed on May 2, 2019. I further understand that the patent claims priority to a an earlier-filed PCT publication No. PCT/CN2019/076186, filed on February 26, 2019.

45. For purposes of this declaration, I have been instructed to use February 26, 2019, as the priority date of the '872 Patent. My opinions in this declaration were formed from the perspective of a POSITA as of February 26, 2019, including both the knowledge of a POSITA at that time as well as how a POSITA would have understood the prior art.

VIII. TECHNOLOGY OVERVIEW

46. The '872 Patent and the prior art discussed in this Petition relate to three-dimensional (3D) memory devices, *e.g.*, 3D NAND memory devices. The basic building block of the non-volatile semiconductor memory is the memory cell, a structure that stores one or more bits of data. These memory cells are based on the Metal Oxide Semiconductor Field Effect Transistor, or MOSFET. This overview is for N-channel MOSFET-based 3D NAND flash devices. When the proper voltage conditions are applied, (1) electrons are attracted to the surface of the semiconductor device in the channel region forming a conductive path between source and drain and (2) electrons flow through the channel from the source to the drain when a drain voltage is applied. The flow of electrons through the channel is electrically controlled by the gate. The voltage on the gate needed to cause significant conduction in the channel is known as the threshold voltage.

47. A traditional type of non-volatile semiconductor memory can store information using a MOSFET that includes an extra “floating” gate. Floating gates were historically made out of conductive electrodes that were not electrically connected to the external terminals such as source, drain and control gate of the memory cell. But charges can also be stored in charge traps in the gate dielectric, where these act as the “floating gates.” The shapes of the energy band diagrams in the two cases are somewhat different, but the overall charge storage mechanisms

have similarities. I will discuss charge-trap memories in more detail shortly. The floating gate stores the charge that is used to represent the data. A floating gate is surrounded by electrical insulators on all sides - it electrically “floats” in the insulation - and therefore has no direct electrical contact to the rest of the device. Instead, the floating gate is capacitively coupled to the various electrodes. Electrically Erasable Programmable Read Only Memory (EEPROM) can both store and *erase* data electrically. In EEPROM devices, the insulator, or dielectric, between the floating gate and the channel is known as the tunnel dielectric, while the dielectric between the floating gate and the control gate is known as the control dielectric. Flash memory is a type of EEPROM where a large number of memory cells can be erased very quickly - that is, in a “flash.” Flash memory cells are not erased individually like other EEPROMs, but rather in a group called a “block.”

48. The two most common memory cell architectures used for flash EEPROMs are NOR and NAND. The conditions that must be applied to a memory cell in a NOR or NAND architecture in order to program, erase or read the cell are discussed below. Conditions for programming, reading, and erasing memory cells in the various cell architectures were known to those of ordinary skill in the field at the time the '872 Patent was filed. The logic value associated with the “erased” and “programmed” states of a memory cell is a matter of convention. In some sources, the logic value “1” denotes the erased state and “0” denotes the programmed state -

in others, the reverse is true. Either of these conventions is appropriate. For this background discussion of NAND architecture, I will use the convention where “1” represents the logic value of the erased state and “0” represents the logic value of the programmed state. In the NOR architecture, a single memory cell exists at each intersection of a bit line (drain) and a word line (control gate). In the NAND memory cell architecture, groups of cells are connected together in series between source and drain (*i.e.*, the bit line). This group of cells, is known as a NAND string. The control gates of these cells are the word lines.

49. One generally programs the cells using tunneling of electrons from the substrate into the floating gate by applying a high positive voltage to the control gate. One gets Fowler-Nordheim tunneling through triangular barriers for thicker tunnel dielectrics, or direct tunneling through trapezoidal barriers for thinner tunneling layers. This high voltage applied to the control gate increases the electric field across the tunnel dielectric and narrows the triangular potential barrier for Fowler Nordheim tunneling, thereby making it easier for electrons to quantum mechanically tunnel through the dielectric. There is also an increase of tunneling current for direct tunneling. These tunneled electrons are stored (trapped) on the floating gate. This results in the high threshold voltage state, generally known as the “0” state. One also erases the NAND cell by tunneling, by either applying a high positive voltage to the substrate electrode, or applying a negative voltage to the control gate. This


increases the electric field across the tunnel dielectric, reduces the barrier width and thus increases the probability of tunneling (*i.e.*, removing charge from the floating gate). This results in the low threshold voltage state, generally known as the “1” state. For metallic or semiconducting floating gates, the electrons are trapped at the same energy at the Fermi level, or bottom of the conduction band, respectively, and the carriers pile up next to the tunnel dielectric interface. This also makes it necessary to pattern the conducting floating gate to isolate them between adjacent cells. On the other hand, if the charges are trapped in a charge trap layer, there is no need to pattern and etch the layer because the traps states are already isolated from each other. In this case, the electrons can be trapped at multiple trap energy levels and slightly different distances from the tunnel dielectric and channel depending on the spatial distribution of the traps, making the threshold voltage distribution wider than for conducting floating gates. The trap potentials are also different. Instead of a trapezoidal well, traps have a Coulombic well that is subject to Poole-Frenkel barrier lowering upon application of a field.

50. NAND cells are read by applying a high voltage (V_{PASS}) to all the word lines in the NAND string except the cell that is being read. This ensures that all other cells in the string will conduct current. The conduction of the cell being read will depend on whether it is in the “0” or “1” state. This conduction can be

determined through the use of a sense amplifier, which may sense either voltage or current on the bit line.


51. NAND memories are more compact than NOR memories because NAND cells are connected in a string. Adjacent NOR cells need to be isolated from each other, which is accomplished using isolation regions which consume “silicon real estate.” For NAND architectures, individual cells in a string do not need such isolation -- one only needs to isolate one string from the adjacent strings. This consumes less surface space for isolation and makes the NAND architectures more attractive for mass storage applications. Ex. 1007, 38.

52. In the early days, NAND devices were formed as two-dimensional arrays of cells on a substrate surface (*viz.*, only in the horizontal X- and Y-directions). Ex. 1007, 58. The example below from a NAND flash memory textbook is a schematic showing a 2D NAND memory architecture where cells grouped into “page[s]” and “block[s],” which are only fabricated in the X- and Y-directions.




Id., 40.

53. “[T]o further scale down the memory cell size” and achieve higher memory densities, “three-dimensional (3D) NAND flash cells” were developed. Ex. 1007, 292. “Conceptually, a modern 3D NAND structure could be conceived by starting from the 2D NAND string building block” and “turning the 2D NAND string upside,” “resulting” in a “3D structure” with a “vertical channel.” Ex. 1008, 3. The evolution of NAND architectures from 2D to 3D led to further savings of silicon real estate. The image below illustrates the concept of rotating a NAND memory string on its side (*i.e.*, placing it in the vertical dimension on the z-axis).




Ex. 1009, 122. The vertical memory cell strings can then be repeated numerous times to form a three-dimensional memory array:



Ex. 1007, 296. This is structurally different than simply stacking various 2D NAND memory arrays on top of one another, because the memory channels/strings in a 3D


NAND run in the vertical (not horizontal) direction which has important implications for semiconductor fabrication of the 3D NAND structures.

54. 3D NAND memory devices typically include alternating horizontal layers of conductors and dielectric in a “[s]tack.” Ex. 1007, 294. A vertically aligned “through-hole[]” channel (also known as a channel structure) “filled by memory film ... and channel poly-Si” passes through the layers to form the vertical memory cell strings. *Id.*, 295. Control gates for the memory cells are formed where the wordlines (formed by the horizontal conduction layers) intersect the vertical memory strings and act as a control gate. *Id.*, 295-296. A particular vertical memory cell “string is selected by a bit line and an upper select gate (upper SG).” *Id.* The lowest layer is a “select gate (lower SG)” that allows the strings to connect to a lower “common source.” *Id.*, 295, 297. An example 3D NAND vertical memory cell string is shown below.



Id., 296.

55. It was well-known to POSITAs to use so-called “staircase structures” to provide electrical access points for the various wordlines. For example, as illustrated below, each subsequent wordline (40) progressively extends further in the horizontal X-direction to provide landing pads for the contacts 60.



Ex. 1010 (U.S. Pat. No. 10,475,737), Fig. 13, 4:56-64, 8:45-56.

56. To manufacture such 3D NAND devices, it was known in the art to utilize sacrificial layers. Rather than simply depositing alternating layers of dielectric and conductor, the “sacrificial” approach entailed first creating an alternating stack of dielectric layers and interim “sacrificial layers,” which are subsequently removed and replaced with conductive control gate layers. Ex. 1010 (U.S. Pat. No. 10,475,737), 4:25-55. Due to the increased number of layers in 3D NAND relative to 2D NAND, there was a greater need for vertical stability, and it was known to use supporting pillars that extend through the stack to provide mechanical support during the process of replacing the sacrificial gate layers with conductive gate layers. *Id.*, 7:44-8:3.

57. The stacked structure in 3D NAND devices typically include a core region, which includes the memory cells, and a peripheral region, which includes a connection region known as the staircase region. Ex. 1010 (U.S. Pat. No. 10,381,369), 5:43-6:11, 12:20-27. Staircase structures were well known and structurally provide landing areas for contacts to the control gates or wordlines (below, the contacts 60 connect to different control gates):





FIG. 13

Ex. 1011 (U.S. Pat. No. 10,475,737), Fig. 13, 4:56-64, 8:45-56.

58. One method of forming 3D NAND memory devices is to form the alternating stack of sacrificial gate layers and dielectric layers, and then replace the sacrificial gate layers with metal layers. Ex. 1012 (CN Patent Appl. Publ. No. CN108766971), [0062]. This is known as a gate replacement or gate last process.

It was known that to perform this gate replacement process, “support pillars” were necessary to be included in the staircase structure (the support pillars extend through the stacked structure) to “prevent the stacked structure from collapsing.” *Id.* [0002], [0062]; *see also* Ex. 1014 (U.S. Pat. No. 8,945,996), 5:64-6:2 (“dummy” structures have been used for a “load carrying ability of an operative structure”). Support pillars may be made with different materials, e.g., materials of a conductive via or materials of a channel structure, and may be a dummy structure (which conventionally means that it serves no other role than a supporting member) or an active structure (e.g., also serve as an interconnect to connect two circuit elements or conductive via when the filler is a conductive material). *Id.*, 6:5-38, 7:19-23; Ex. 1012 (CN Patent Appl. Publ. No. CN108766971), [0044]; Ex. 1006, [0037], [0038], [0041].

59. One well known approach to support the staircase structure during the gate-replacement process was to line the location of the staircase contacts with rows of dummy channel support structures. The staircase contacts are formed after the gate line replacement process (because connections must be made to the actual conductive gate layers, not the sacrificial gate layers) between the rows of dummy channel support structures. Ogawa, for example, discloses rows of support pillars 20, which are dummy channels, on each side of staircase contacts 86 to surround those contacts:



Ex. 1024, Fig. 13C (annotated); 20:4-24 (“support pillar structure 20”), 28:22-24 (“word line contact via structures 86”), 13:51-14:61 (filling support openings 19, which become support pillars 20, with memory channel materials); *see also* Ex. 1025, Fig. 15B (same configuration), 9:45-48, 25:58-26:2, 16:29-39. I discuss the benefits of this approach in Section XIII.C.

IX. THE '872 PATENT

A. Summary of Patent

60. The '872 Patent relates to “[t]hree-dimensional (3D) memory devices and methods for forming the 3D memory devices.” Ex. 1001, Abstract. Three-dimensional (3D) memory devices include a core set of structural components. The '872 Patent includes these basic components. These include a substrate upon which subsequent layers are formed. On the substrate, an alternating stack of conductive layers and dielectric layers is formed. From this stack, a staircase structure is formed by trimming the layers to form a structure with stepped surfaces. These stepped surfaces provide landing areas for staircase electrical contacts that connect to each conductive layer (each of which serves as a word line). Finally, dummy structures provide a mechanical support function for the stack. *Id.*, 1:34-43, 16:40-44.

61. The '872 Patent discusses the traditional gate replacement process. Ex. 1001, 1:56-58, 4:30-33; 4:46-55; 5:17-28. As I discuss in Section VIII, the alternating stack is first constructed using sacrificial gate layers. Then, subsequently, the sacrificial layers are etched away and replaced with conductive layers to form gate layers (also known as word lines). Ex. 1001, 1:56-58, 4:30-33; 4:46-55. This process facilitates using more conductive gate layer materials.

62. The '872 Patent alleges that the gate replacement process became more challenging because of the memory devices scaling down in size. Ex. 1001, 4:37-

38. The '872 Patent addresses gate line slits ("GLS"). GLS was, and is, a term of art. GLS typically divide the alternating stack (also known as a memory stack) into smaller memory stacks. *Id.*, 4:37-46. Dividing a memory array (here, a stack) into smaller units using such structures was well known, and the smaller units are often referred to as blocks or sub-blocks.

63. The '872 Patent recognizes that a GLS has "large dimensions and is filled with an insulation structure formed in a trench." Ex. 1001, 4:37-46. GLS are formed by etching trenches in the memory stack. *Id.*, 4:44-49. Notably, the trenches are used in the gate-line replacement process. The trenches are the source for the etch materials that etch the sacrificial gate layers to form voids between the dielectric layers in the stack (support pillars support the stack during this process). That is, the etch occurs through the trench voids. The trenches are also the source for the deposition materials that form the control or word lines. *Id.*, 4:46-48. That is, the deposition occurs through the trench voids. Annotated Figure 5 below (all figures are annotated in this Declaration unless expressly noted otherwise) shows a top view (meaning the perspective as if one were to cut through the stack at a given point and look straight downward) of a memory stack that is split into smaller memory stacks (e.g., blocks) by GLSs.




FIG. 5

64. The '872 Patent alleges that the problem with "[u]sing GLSs to perform the gate-replacement process" was "the large lateral distance between adjacent GLSs" that "cause conductive material to be unevenly filled in the lateral recesses formed after the removal of the sacrificial layers, resulting in voids in the formed gate electrodes." Ex. 1001, 4:49-55. In other words, because the deposition material must travel a long distance, it was difficult to form uniform gate layers. *Id.*, 5:17-20.

65. The '872 Patent alleges that the solution to this problem is replacing the GLSs with “dummy source structures.” Ex. 1001, 5:31-34. Annotated Figure 2A below shows the etched dummy source hole in the staircase structure.




FIG. 2A

66. The '872 Patent discloses using this void for the gate replacement process. Ex. 1001, 15:16-25.

67. After the gate replacement process is complete, the '872 Patent discloses that dummy source structures “may include an insulating spacer layer in a dummy source hole and a conductive contact within the spacer layer.” Ex. 1001, 5:37-43. This specific structure can be thought of a dummy or operative interconnect

through the stack (which I discuss further in Section X.A). An insulating spacer (177) first lines the dummy source hole, which insulates the conductive core from the surrounding conductive elements, e.g., the gate layers. Then conductive material is deposited to form a core conductive element. Dummy source structure (179) is shown below in Figure 1D:




FIG. 1D

Ex. 1001, Fig. 1D, 5:37-40

68. The '872 Patent claims that replacing GLSs with dummy source structures allows gate electrodes “to be formed with improved uniformity and quality, reducing the resistivity of the gate electrodes/word lines.” Ex. 1001, 5:49-52. The '872 Patent alleges that since conductive material “travels shorter distances to fill up the lateral recesses for forming the gate electrodes, the gate electrodes are less susceptible to voids or density nonuniformity.” *Id.*, 5:55-58.


69. In addition to dummy source structures, the '872 Patent also discloses dummy channel structures. Channel structures are well-known elements that form the memory strings. See Section VIII. The '872 Patent describes channel structures conventionally: “memory string 104 can include a channel structure 162 extending vertically through memory stack 160. Channel structure 162 can include a channel hole filled with semiconductor materials (e.g., as a semiconductor channel 164) and dielectric materials (e.g., as a memory film 166). In some embodiments, semiconductor channel 164 includes silicon, such as amorphous silicon, polysilicon, or single crystalline silicon. In some embodiments, memory film 166 is a composite layer including a tunneling layer, a storage layer (also known as a ‘charge trap layer’), and a blocking layer.” Ex 1001, 10:13-23.

70. As to dummy channel structures, the '872 Patent states that “[m]ethod 300 proceeds to operation 306, as illustrated in FIG. 3, in which a dummy channel structure is formed in each of the dummy channel holes. In the example of method

400 in FIG. 4, at operation 406, a sealing layer is formed in each of the dummy source holes. In some embodiments, a channel structure is formed in each of the channel hole.” *Id.*, 13:44-52.

71. “Dummy” typically refers to an inoperable element. But as I describe in Section X.A, the ’872 Patent uses “dummy source structures” to also refer to operable elements, which is unconventional. Whether “dummy channel structures” refers to only inoperable elements is unnecessary for my analysis, because Park’s dummy channel structures are inoperable elements.

72. The ’872 Patent describes that the dummy source and dummy channel structures may surround the staircase contacts.



Ex. 1001, Fig. 1A, 6:31-50.

B. Prosecution History of the '872 Patent

73. On June 11, 2020, the Examiner rejected claims 1-13 under 35 U.S.C. §102(a)(1) as anticipated by U.S. Pub. No. 2016/0293622A1 (“Jeong”). Relevant here, the Examiner found that Jeong discloses “dummy pillars DP1 and DP2” that “function as a mechanical support for conductive layers” which were akin to “dummy source structures.” Ex. 1002, 470.

74. On August 14, 2020, the Examiner and the Applicant discussed during a telephone interview the distinction between “dummy source” and “dummy

channel.” Ex. 1002, 505. Based on the interview, the Applicant amended claims 1 and 8 on August 18, 2020 to add the limitation “wherein each of the dummy source structures comprises a conductive contact.” *Id.*, 510-511, 513. The Applicant argued that this feature is “not found in Jeong.” *Id.*, 513-514. The Applicant further emphasized a portion of the specification: “dummy source structures 178 can [also] laterally separate 3D memory device 100 into multiple memory regions, such as memory blocks.” *Id.*, 514.

75. The Examiner then allowed the claims. Ex. 1002, 524. The reasons for allowance were that Jeong did not disclose a dummy structure that comprised a conductive contact and that Jeong’s dummy pillars DP1 and DP2 could be “considered as the dummy channel structures.” *Id.*, 525-26.

X. CLAIM CONSTRUCTION

76. I am not a legal expert or an attorney and offer no opinions on the law. I understand that claim construction is a matter of law. As discussed in Section V.A above, I have been informed by counsel of the legal standards that apply to claim construction in an *inter partes* review and I have applied them in forming my opinions.

77. I have been asked to provide my opinion on how the term “dummy source structure” would be understood and also my opinion on whether

“surrounding” would have been understood to require fully bordering or fully encircling.

A. “dummy source structure” (Claims 1-6, 11-13)

78. The term “dummy source structure” is a limitation of all Challenged Claims.

79. In my opinion, the term “dummy source structure” would have been understood to mean a “structure that occupies the void that was used for the gate replacement process,” which is supported by both the specification and the file history. I have been instructed that in the Co-Pending Litigation, PO appears to be interpreting this limitation to mean that the dummy source structure need not be formed in the voids that are used for the gate line replacement process. Accordingly, in this Declaration, I offer opinions under the correct construction of “dummy source structure” and what I understand PO’s interpretation to be.

80. First, the ’872 Patent is clear that it is “replacing the [gate line slits] with dummy source structures.” Ex. 1001, 5:30-34. As I have discussed in Section IX.A, the ’872 Patent details alleged problems using GLSs for the gate replacement process. Ex. 1001, 4:44-55, 4:65-67. The ’872 Patent then explains that replacing GLSs with “dummy source structures” allegedly solves these problems, e.g., because the gate layers will be “less susceptible to voids or density nonuniformity.” *Id.*, 5:49-58. Specifically, because the “gate-replacement process can be performed to deposit

a conductive material through the dummy source holes that subsequently form the dummy source structures,” the “conductive material travels shorter distances to fill up the lateral recesses for forming the gate electrodes.” *Id.*

81. As I describe above, the '872 Patent solves the alleged problems by using the voids, which the '872 Patent refers to as “dummy source holes,” that are later occupied by the “dummy source structures.” In other words, the dummy source holes are used like the GLS trenches (i.e., the voids are used in the gate line replacement process), and a respective structure fills the respective voids. Thus, the '872 Patent discusses the alleged solution in the context of “dummy source holes.” For example, the '872 Patent discloses that because the “gate-replacement process can be performed to deposit a conductive material **through the dummy source holes that subsequently form the dummy source structures**,” the “conductive material travels shorter distances to fill up the lateral recesses for forming the gate electrodes.” Ex. 1001, 5:49-58. And the specification defines the “dummy source structures” as what occupies the “dummy source holes”: “dummy source holes that subsequently form the dummy source structures.” *Id.* Thus, when the '872 Patent states that it is “replacing the [gate line slits] with dummy source structures” (*Id.*, 5:30-34), a POSITA would have understood that the '872 Patent is “replacing the [gate lines slits] with [dummy source holes in which the dummy source structures are subsequently formed].” *Id.*, 4:65-67. In other words, the dummy source holes

are used for the gate line replacement process. Thus, the GLSs are replaced with dummy source holes, and the dummy source holes are subsequently filled and become dummy source structures.

82. Thus, in view of the above, a POSITA would have understood that a “dummy source structure” occupies the void used for the gate replacement process.

83. From the specification, however, a POSITA would not have understood there to be any meaningful limitation on the actual structure (or layout pattern) of the dummy source structure because the specification broadly describes that it may assume different structures, sizes, and shapes. For example, the specification states that “[d]ifferent layouts, patterns, and designs” for the dummy source structure may be adopted “based on the size of the staircase region.” Ex. 1001, 8:51-53. The specification further states that the dummy source holes, which the dummy source structures occupy, may or may not be made using the same process that makes the dummy channel holes. *Id.*, 13:3-5. Dummy channel structures will fill the dummy channel holes. Dummy channel structures are inoperative channel structures (memory strings). Often, dummy channel structures are used as support pillars, e.g., during the gate line replacement process or more generally as a support member for the memory stack. The specification discloses that the dummy source structures and dummy channel structures also may be the same size. *Id.*, 8:11-19. If the dummy source holes and dummy channel holes were made by the same process, they would

appear, effectively identical in size. So here, the specification is stating the dummy source structures may be the same size or a different size, shape, etc., as dummy channel structures.

84. Importantly, the dummy source structure may assume the same shape as a GLS, because the specification states that “dummy source structures 178 can ***laterally separate*** 3D memory device 100 into multiple memory regions, such as memory blocks.” Ex. 1001, 11:44-46 (emphasis added). Recall my discussion on dividing the memory stack into smaller units. See Section IX.A. This is what it means to “laterally separate” the memory device. This separating is exactly what GLSs do. The ’872 Patent itself recognizes this: “[f]or example, in some 3D memory devices such as charge trap 3D NAND memory devices, gate line slits (GLSs) are formed to divide an array of memory strings (e.g., in the inner region of a 3D memory device) and/or dummy channel structures (e.g., in the staircase region of the 3D memory device) into different memory regions.” Ex. 1001, 4:38-44. Thus, from the discussion above regarding dummy channel holes and the “laterally separate” disclosures, a POSITA would have understood the structure can assume many different shapes, whether that be circular or a long wall shape that laterally divides the stack.

85. As to what “dummy” would have been understood to mean, a POSITA generally would have understood “dummy” to refer to an inoperable component. A

dummy component, e.g., dummy channel structure, is often mostly the same as the regular component, e.g., channel structure, but for example, the dummy component is not interconnected to electrically functional elements (e.g., connected to a circuit element). But here the specification explains that the dummy source structure might not even be an inoperable structure. The specification states that “dummy source structures” can “contact with the substrate and may provide interconnect between the 3D memory device and peripheral devices.” Ex. 1001, 5:41-43, 16:63-66. The “interconnect” is referring to connecting two elements, namely, an element within the memory portion with a peripheral circuit element. Thus, the ’872 Patent does not use “dummy” to exclude the dummy source structure from being an operable, functioning element such as a conductive via.

86. As to the file history, in the Office Action response, the Applicant emphasized the portion of the specification which states: “dummy source structures 178 can [also] laterally separate 3D memory device 100 into multiple memory regions, such as memory blocks.” Ex. 1002, 514. This confirms that the structure not only can be circular, but also the shape as a long wall that divides the memory stack, like a GLS.

87. In Ground 1, I apply both what I understand to be the Petitioner’s construction (“structure that occupies the void that was used for the gate replacement

process”) and what I will refer to as PO’s construction (the structure need not fill the void that was used for the gate line replacement process).

B. “surrounding” (Claims 1-6, 11-13)

88. The term “surrounding” is a limitation of all Challenged Claims.

89. In context, the term appears in independent claim 1 as follows “the plurality of dummy source structures surrounding the staircase contact.” I have been asked to opine on whether “surrounding,” in the context of the ’872 Patent, would have been understood to require that the dummy source structures form a border that fully encloses the staircase contact. It does not. This is clear from the specification, claims, and extrinsic evidence.

90. As a preliminary note, of course, “surround” here is not referring to the top and bottom portions of the staircase contact, because there is not any dummy source contact at all above or below the staircase contact. Thus, this discussion is with respect to the lateral sides of the staircase contact, not the top or bottom of the staircase contact.

91. In the figures of the ’872 Patent, four dummy source structures are shown to “surround” a staircase contact. *See* Section IX.A. That is, four dummy source structures are at radial positions around the staircase contact, e.g., angles 0, 90, 180, and 270 degrees. Thus, “surround” certainly does not mean fully encircle, fully border, as there are large, open gaps around the staircase contact.

92. In addition, the specification and claims make clear to a POSITA that “surround” does not require that four dummy source structures “surround” the staircase contact. The specification expressly states that “the number of dummy source structures surrounding one or more dummy channel structure 124 may be more or less than eight, six, or four.” Ex. 1001, 8:8-11. In other words, there may be *less* than four dummy source structures that radially “surround” a staircase contact. What “surround” looks like with three dummy source structures surrounding a staircase contact is shown below in annotated Figure 1A.

93. The claims also make it clear that only three dummy source structures may “surround” the staircase contact. Dependent claim 15, which depends on claim 14, recites: “wherein at least one dummy channel structure is surrounded by at least four dummy source structures.” Ex. 1001, Claim 15. I understand that under the doctrine of claim differentiation, an independent claim is presumably broader than a dependent claim. Here, this would mean claim 14, which is independent and uses the term “surround” as well, includes within its scope that fewer than four dummy source structures may “surround” a dummy channel structure. While here the claim is referring to dummy channel structures surrounding a dummy source structure, to a POSITA, the ’872 Patent is not using “surround” differently.

94. As shown below, a preferred embodiment employs four dummy source structures (126) around staircase contact (122). According to the specification and

claims, three dummy source structures may “surround” the staircase contact. This would leave even more openings around the staircase contact.





FIG. 1A


Ex. 1001, Fig. 1A.

95. It can also be seen that “surround” does not mean fully enclose when viewing the gaps (areas in which there is not a dummy source structure) in the direction radially outwards from the staircase contact. For example, taking the case of four dummy source structures, there are large gaps. These large gaps between the dummy source structures (126) are shown in blue below. Regardless of these gaps,

the '872 Patent still refers to the dummy source structures (126) “surrounding” the staircase contact (122).




Ex. 1001, Fig. 1A (partial) (annotated). In view of this, a POSITA would have understood one way to be “surrounding” in this context, consistent with the above figure, is to be able to draw four lines outward from the staircase contact with each line being separated from the others by 90 degrees and intersecting a dummy source structure.



Id., Fig. 1A (annotated).

96. A POSITA would have also understood one way to consider “surrounding” is to consider the amount of radial border that the dummy source structures create. In fact, the specification makes clear that the number of a particular structure, e.g., dummy source structures, is not relevant to whether that structure “surrounds” another object. The specification states that “[a]ny suitable number of dummy channel structures may be surrounded by any suitable number of dummy source structures.” Ex. 1001, 7:40-43. Thus, there could be fewer, larger dummy source structures that surround the staircase contact. For example, two

dummy source structures could “surround” the staircase contact. Here, one would view the areas not fully enclosed to determine the extent of “surrounding,” as shown below:



Id., Fig. 1A (partial) (annotated).

97. The meaning of the term “surround” is context dependent. A POSITA does not necessarily have to assume that “surround” in the semiconductor context means fully encircle. I also note that the term does not always mean fully encircle outside of the semiconductor context as well. For example, “[a]n isthmus is a thin strip of land surrounded by water on two sides, which connects two larger

landmasses.” Ex. 1018 (<https://www.studycountry.com/wiki/what-is-a-piece-of-land-surrounded-by-water-on-2-sides>.). In the 3D NAND context, for example, two lateral elements on each side of a structure “surround” that structure. Ex. 1019 (U.S. Pat. No. 9,530,492), 2:14-16 (“In other words, the conventional SBPI operations are strongly affected by the stored Vts of two surrounding NAND cells dispersed in the adjacent left and right BLs.”). Thus, consistent with other uses of “surround,” the ’872 Patent is not using “surround” to mean fully encircle.

98. As I will discuss in greater detail, Park discloses dummy source structures that more fully “surround” a staircase contact than the ’872 Patent.

XI. SUMMARY OF OPINIONS

99. I have reviewed and analyzed the prior art references and materials listed in Section IV and any materials cited herein.

100. For the reasons I explain in greater detail below, it is my opinion that before the earliest possible filing date of the ’872 Patent on February 26, 2019, a POSITA would have considered claims 7-10 of the ’872 Patent to be unpatentable as obvious over the prior art discussed in this declaration. Below is the summary of the ground detailed in this declaration:

Ground	Claim(s)	Prior Art Asserted
1	7-10	Obvious under §103 based on U.S. Patent No. 9,859,297 (Ex. 1005, “Park”) ²

XII. OVERVIEW OF THE PRIOR ART


101. Next, I provide an overview of Park, which is the main prior art reference I discuss throughout this declaration.

102. Park is a U.S. Patent filed on February 19, 2016.

103. Park teaches the basic structural components of a three-dimensional memory device and methods for making them. Those basic components include a substrate, interleaved conductive gate lines and insulating layers (that is, the alternating stack of gate and dielectric layers), and dummy components (that is, support members). Ex. 1005, 1:39-59. Park also teaches the use of common source lines 144 and dummy source lines 146 (i.e., dummy source structures) to “improve[] structural and electrical reliability” issues. *Id.*, 1:37-38. These source lines connect an upper-level circuit element to the source layers in or on the substrate.

104. “FIG. 2 is an enlarged perspective view of a portion ‘A’ in FIG. 1.” Ex. 1005, 5:48-51. Thus, it is just a view of a portion of the memory device that excludes the areas above and below (from the second direction) of the cell region.


² Park was filed February 19, 2016 and is prior art under at least AIA §102(a)(2).



Id., Fig. 2.

105. Park teaches first forming an interleaved insulating and sacrificial layer stack. This stack includes a cell region, i.e., the region in which the active channel structures (memory strings) are located. Surrounding the cell region are stepped regions (I discuss this in greater detail in Section XIII.A.4). Shown above, the stepped regions are in the dummy region. Ex. 1005, 9:36-46 (discussing Fig. 5). These stepped regions are known as staircase structures. See Section VIII.

106. First and second openings (122, 124) are etched in the insulating/sacrificial layer stack during the gate replacement process. Ex. 1005, 11:66-12:4. The first opening 122 is formed in the cell region and the second opening 124 is formed in the dummy region.




Id., Fig. 9.

107. The first and second openings (122, 124) are the same as the '872 Patent's dummy source holes. Specifically, these openings allow for the etching and deposition steps that replace the sacrificial gates. Ex. 1005, 12:44-13:13. In other words, the etching and deposition materials are directed into these openings to remove the sacrificial layers and form the actual gate layers, respectively.

108. After the gate replacement process, an insulation layer is formed on the sidewalls of the first and second openings (122, 124). This insulation layer, also known as a liner, serves to electrically isolate the core (which is subsequently deposited) from the gate layers. Next, a conductive layer fills the rest of the opening (via a deposition step) to form a common source line and dummy source line (144 and 146, respectively). Ex. 1005, 7:63-64 (“The CSL 144 may be in the first opening 122...”); 13:42-59; 14:67-15:2 (“The dummy source line 146a may be disposed in the second opening 124a...”). Again, with a vertical common source line, ultimately a connection will be made from the top of the common source line to an upper-level interconnect, such that a source connection is formed between the upper-level area and portions of the substrate (or material on the substrate).


FIG. 13



Id., Fig. 13.

109. While I discuss this in greater detail in Section XIII.A.6, as shown below, the common source lines 144 (shown in orange in the first figure) and dummy source lines 146 (shown in orange in the second figure) surround the staircase contacts:


FIG. 1



Ex. 1005, Fig. 1 (annotated).

110. Park also discloses dummy channel structures 120b that also surround the staircase contacts. These are shown in green below.

FIG. 1



Ex. 1005, Fig. 1.

111. Structures 120b are channel structures. These structures include “a semiconductor pattern 110, a channel layer 114 extending from a top surface of the semiconductor pattern 110 in the first direction, a dielectric layer structure 112 surrounding an outer sidewall of the channel layer 114, a filling pattern 116 in the channel layer 114, and a pad 118 disposed on the dielectric layer 112, the channel layer 114, and the filling pattern 116.”). Ex. 1005, 6:19-26. Again, channel structure

was a well known term and refers to memory strings of a 3D Flash memory device.
See Section VIII.

112. Structures 120b are dummy structures. That is, structures 120b are inoperable channels. As Park explains, there may be no metal connections to them, leaving them incapable of access operations. Ex. 1005, 7:45-51 (“A plurality of the second channel structures 120b may not be in contact with the wirings, or may be spaced apart from the wirings.”).

113. I note that a POSITA reading Park would have understood that Park expressly states that the above figure is only an embodiment and Park discloses other arrangements of the dummy channel structures 120b are within the scope of its disclosures. For example, Park simply states that the dummy structures may have a density different than the active channels. Ex. 1005, 7:47-51 (“The second channel structures 120b may have an arrangement different from that of the first channel structures 120a. In example embodiments, a density in a unit area of the second channel structures 120b may be less than that of the first channel structures 120a.”). The dummy channel structures serve a different purpose than the active channels. The dummy channel structure are support members, whereas the active channels are the actual memory strings that store data.

XIII. GROUND 1: CLAIMS 7-10 ARE OBVIOUS OVER PARK

114. Ground 1 demonstrates that claims 7-10 are obvious over Park when considered in view of the knowledge of a POSITA.

A. Claim 1

115. The figures from Park that are discussed below illustrate different views of a three-dimensional semiconductor device, and the manufacturing stages of the device. Figures 1-4 show different views (top plan view, perspective view, and cross-sectional views) of a three-dimensional semiconductor device, in which memory cells are formed on the top surface of a substrate. Ex. 1005, 5:46-51. As I will discuss, some of these Figures do not illustrate the entire memory device. Figures 5-13 show the various manufacturing stages involved in forming the semiconductor device depicted by Figures 1-4. *Id.*, 9:29-37

1. [1.PRE] “A three-dimensional (3D) memory device, comprising:”

116. I offer no opinion on whether the preamble is or is not limiting. To the extent the preamble is limiting, Park discloses it.

117. Park discloses “[a] semiconductor device includes a substrate including cell and dummy regions ...” Ex. 1005, Abstract. The cell region includes the memory strings. Park further discloses “[i]n example embodiments, a nonvolatile memory may be embodied to include a three dimensional (3D) memory array.” *Id.*, 23:13-22.


118. Thus, Park discloses *a three-dimensional (3D) memory device*³ (e.g., 3D semiconductor device with cell region).

2. [1.A] “a substrate;”

119. Park discloses this limitation.

120. Park discloses that “a semiconductor device may include a memory cell structure disposed on a cell region of a substrate 100.” Ex. 1005, 6:1-4; *see also id.*, 23:15-22 (“[t]he 3D memory array may be monolithically formed on a substrate (e.g., semiconductor substrate such as silicon, or semiconductor-on-insulator substrate).”). This substrate is annotated in green below.

³ In this Declaration, and in the claim mapping portion, I denote claim language using red and italics.



Id., Fig. 2 (annotated), *see also* Fig. 3 (showing a cross-section view of Fig. 2 and depicting a “substrate 100”).

121. Thus, Park discloses a *substrate* (e.g., substrate 100).

3. [1.B] “a memory stack comprising interleaved conductive layers and dielectric layers on the substrate;”

122. Park discloses this limitation.


123. As an initial matter, this limitation refers to the conventional memory stack, that is, the stack of alternating gate layers and dielectric layers.

124. First, Park discloses conductive gate lines 134 that may include a metal, such as “tungsten (W), tungsten nitride, titanium (Ti), titanium nitride, tantalum (Ta), tantalum nitride, platinum (Pt), or the like.” Ex. 1005, 7:6-10. Second, Park

discloses that insulating interlayer patterns 102a are formed on the substrate 100, and act as an insulating layer between the gate lines 134, where the insulating layer 102a may be “a silicon oxide-based material.” *Id.*, 7:19-22. Silicon oxide is a known dielectric. Ex. 1023, 85 (referring to such layers as “Inter Wordline Dielectric”). Third, Park discloses that these gate lines 134 (i.e., conductive layers) and insulating interlayer pattern 102a (i.e., dielectric layers) are alternately stacked or interleaved on the substrate. Ex. 1005, 7:23-31 (“The insulating interlayer patterns 102a and the gate lines 134 may be alternately stacked...”). In summary, Park discloses the basic stack of alternating gate and dielectric layers.

125. This memory stack is in the “cell region,” which again, is where the active channel structures are located (that is, memory strings).

FIG. 27



Ex. 1005, Fig. 3.

126. Thus, Park discloses *a memory stack comprising interleaved conductive layers and dielectric layers on the substrate* (e.g., in the cell region, layers 102a and 134, which is a stack on substrate 100).


4. [1.C] “a staircase structure on one side of the memory stack;”

127. Park discloses this limitation.

128. As an initial matter, I discuss what staircase structures are in Section VIII. These are structures with stepped surfaces, which provide landing spots for vias that travel through the stack and connect to respective gate layers.


129. As shown in limitation [1.B], Park discloses a memory stack with staircase regions. Recall that Figure 2, however, was a partial view of the entire

memory device. For context, the complete view of Park's device is shown in Figure 1 below:



Ex. 1005, Fig. 1 (annotated). Park also discloses a cross section of area A (shown in the blue box above) of Figure 1 in Figure 2 below. As can be seen from above, this area A excludes the region in the second direction above and below the cell region:

FIG. 2



Id., Fig. 2, *id.*, 5:48-50 (stating Figure 2 shows area A of Figure 1).

130. As I describe below, the staircase region is the entire orange-colored region in Figure 1 above. Ex. 1005, Fig. 2, 7:25-27, 9:43-46.

131. First, in discussing the manufacturing of the stack, Park refers to the memory stack as “first structure 138.” Ex. 1005, 7:23-31. Park explains: “[t]he first structure 138 may extend in the second direction. Both lateral portions of the first structure 138 in the second direction may serve as a wiring region and have a stepped shape.” *Id.*, 7:25-27. Here, Park is disclosing that the region above and below in the second direction are staircase regions. Indeed, the wiring portion requires the stepped surfaces for the word line contacts. *See* Section VIII. Further, Park discloses


that “[a] central portion of the first structure 138 which may not have the stepped shape may serve as a main cell region, and the lateral portion having the stepped shape may serve as the wiring region.” *Id.*, 7:32-35. Thus, the main cell region, which includes the active channel structures, is surrounded by the staircase region.

132. Second, in discussing the manufacturing of the stack, Park refers to the resulting structure after the gate replacement process as the “mold structure 106.” Ex. 1005, 9:38-46. Park explains that “[e]nd portion of the mold structure 106 in the second and third directions may have stepped structures.” *Id.*, 9:43-46. And Park explains again “[a] portion of the mold structure 106 on the cell region may include stepped structures at both end portions in the second direction.” *Id.*, 10:7-10. Thus, again, the main cell region, which includes the active channel structures, is surrounded by the staircase region.


133. Third, as I discuss under limitation [1.D], the word line contacts, which extend down to steps of a staircase structure, are in the second direction of the main cell area. Ex. 1005, 7:32-37. I discuss how word line contacts extend to steps in a staircase region in Section VIII.

134. Accordingly, annotated Figure 1 below marks in orange all portions of the memory stack with a stepped shape – the lateral portions in the second direction and the dummy region in the third direction.

FIG. 1



135. Annotated Figure 2 below shows a perspective view of an exemplary “stepped structure” in the third direction. The same, or similar, stepped region exists in the wiring region as discussed above:



Id., Fig. 2 (annotated).

136. Thus, Park discloses *a staircase structure on one side of the memory stack* (e.g., the stepped regions on each side of the main cell region).

5. [1.D] “a staircase contact in the staircase structure; and”


137. Park discloses this limitation or at least renders it obvious.

138. As I discussed in limitation [1.C], Park discloses a “staircase structure” in the second direction to the main cell region (as shown in yellow below, in the second direction with respect to figure 2), i.e., the wiring region. Ex. 1005, 7:33-35. In this wiring region, there are interconnects to individual gate lines: “[T]he lateral

portion having the stepped shape may serve as the wiring region. The **wirings may include contact plugs 150 that may be in contact with gate lines 134**, and conductive lines electrically connected to the contact plugs 150.” *Id.*, 7:32-37 (emphasis added). In other words, these contact plugs extend down towards the gate layers, and respective plugs contact respective gate layers. The gate layers are also known as word lines. These contacts provide for control of the word lines for, e.g., program and read operations.

139. Thus, in the staircase structure, there are *staircase contacts* (contact plugs 150) that extend and contact the individual steps of the staircase structure. Annotated Figure 1 below illustrates the contact plugs 150 (in red) and the wiring region (in yellow).

FIG. 1



Ex. 1005, Fig. 1.

140. To the extent that PO argues that Park does not disclose a staircase region in the main wiring area, I disagree. But in any event, it would have at least been obvious to have one for several reasons. First, while Park does not depict the wiring region in Figure 2 as having a staircase profile, I illustrate that Park describes the wiring region as having a staircase region in Section XIII.A.4. Second, Park describes contacts to the gate lines in this wiring region. As I explain in Section XIII.A.4, the region that includes contacts to the gate lines is a staircase region,

because the staircase structure provides landing spots for the gate (word line) contacts. See Section VIII. Implementing such staircase regions was routine. See Section VIII. In fact, staircase structures were conventional, as it is a fundamental structure for the word line contact. And Park already etches one, as shown in Figure 2, which was a routine that involves trimming the stack layers to create the stepped surfaces.

141. Thus, Park discloses, or renders obvious, *a staircase contact* (e.g., contact plug 150) *in the staircase structure* (e.g., step structure in wiring area).


6. [1.E] “a plurality of dummy source structures each extending vertically through the staircase structure, the plurality of dummy source structures surrounding the staircase contact,”

142. Park discloses this limitation under both parties’ constructions.

143. Petitioner’s construction is “structure that occupies the void that was used for the gate replacement process,” and PO’s apparent interpretation does not require that the structure occupy the void that is used for the gate replacement process. See Section X.A.


144. First, as to *a plurality of dummy source structures*, Park’s common source lines 144 and dummy source lines 146 are *a plurality of dummy source structures*, because these are structures “that occup[y] the void that was used for the

gate replacement process.” See Section X.A. Annotated Figure 1 below shows, in orange, the position of the common source lines 144 and dummy source lines 146.



Ex. 1005, Fig. 1 (annotated).

145. During the gate replacement process, first openings 122 and second openings 124 are etched in the memory stack. Ex. 1005, 11:66-12:4, Fig. 9. Note that a mask would be used to only etch to form the first and second openings. These openings are shown below:




Id., Fig. 9 (annotated).

146. In the gate replacement process, the etch occurs through these voids: “[r]eferring to FIGS. 9 and 10, the sacrificial patterns 104a exposed through the first and second openings 122 and 124 may be removed to form first gaps 132a and second gaps 132b. In example embodiments, the sacrificial patterns 104a may be removed by a wet etching process using, e.g., phosphoric acid and/or sulfuric acid as an etchant solution. ... Referring to FIGS. 11 and 12, gate lines 134 may be formed in the first gaps 132a, and dummy patterns 136 may be formed in the second gaps 132b.” Ex. 1005, 12:44-13:5.

147. After the gate replacement process, the first opening 122 and the second opening 124 are each lined with an insulating layer. This electrically isolates the subsequently-deposited cores from the gate layers. After the lining is deposited, the holes are filled with conductive material to form a common source line 144 and a dummy source line 146, respectively. Ex. 1005, 13:39-41 (“The CSL 144 and the dummy source line 146 filling the first opening 122 and the second opening 124, respectively, may be formed”); *see also* 7:63-64 (“The CSL 144 may be in the first opening 122...”), 13:50-59 (same), 14:67-15:1 (“The dummy source line 146a may be disposed in the second opening 124a...”). Again, a common source line connects an upper-level source connection to areas of the substrate.

148. Annotated Figure 13 below shows the filling of the first opening 122 and the second opening 124, in orange, with conductive material to form the common source line 144 and the dummy source line 146 (in orange).




Ex. 1005, Fig. 13 (annotated).

149. I have compared Park's *dummy source structures* to certain exemplary embodiments of the '872 Patent, and they are almost identical *dummy source structures*. The '872 Patent states that "dummy source structures 178 can laterally separate 3D memory device 100 into multiple memory regions, such as memory blocks." Ex. 1001, 11:44-46. This refers to a structure that may appear as a wall that extends lengthwise in the 3rd direction and extend in the 1st direction as well, separating the memory array. Park's common source lines 144 and dummy source

lines 146 have this shape and separate the array. Park describes this separation by referring to the structures “cut[ing]” the stack. Ex. 1005, 12:5-18; *see also* 6:15-18 (“The CSL 144 may extend through the gate lines 134, and may extend in the second direction. The CSL 144 may serve as a cutting line intersecting the gate lines 134”). Park uses the word “cut” because the structures cut through the stack and separate the stack into smaller units. This is shown below in annotated Figure 10:


FIG. 10



Id., Fig. 10 (annotated).

150. As to a further structural point, the '872 Patent explains that “dummy source structures” can “contact with the substrate and may provide interconnect between the 3D memory device and peripheral devices.” Ex. 1001, 5:41-43, 16:63-66. In other words, the dummy source structures may serve to interconnect an upper-level element (source connection) and portion of the substrate (creating a common source region). The common source lines 144 in Park are an interconnect for a source connection. Ex. 1005, 7:63-64 (“The CSL 144 may be in the first opening 122...”).

151. Next, as to the portion of the limitation that states *each extending vertically through the staircase structure*, Park discloses that both the common source line 144 and dummy source line 146 *extend[] vertically through the stepped region* (i.e., “staircase structure”):




Ex. 1005, Fig. 2 (annotated); *see also id.*, Figure 13. This is consistent with all of Park's embodiments. *See, e.g., id.*, Fig. 19, Fig. 21, and Fig. 26 (showing different embodiments of common source line 144 and dummy source line 146 configurations that all extend vertically through the staircase structure.). Again, these structures may "cut" the stack, i.e., separate the stack. *Id.*, 12:5-18, *see also* 6:15-18. This creates smaller units because the gate lines are local to a particular unit and do not extent into multiple units.

152. Third, as to portion of the limitation that recites *the plurality of dummy source structures surrounding the staircase contact*, the '872 Patent does not use “surround” to mean fully and continuously encircling as I describe in Section X.B. As I demonstrate there, in all embodiments of the '872 Patent, the dummy source structures do not fully and continuously encircle the staircase contact. *E.g.*, Ex. 1001, Fig. 1A (dummy source structures 124 do not fully surround word line contacts 122); *see also* Sections IX.A, X.B. Rather, there are large gaps between the dummy source structures.


153. Park discloses a *staircase contact* (contact plugs 150), and the common source line 144 and the dummy source line 146 (*dummy source structures*) both surround the contact plugs 150 (i.e., *staircase contacts*). Note that common source lines 144 alone surround the *staircase contacts*, and that is all that is necessary to satisfy claim 1.

FIG. 1



Ex. 1005, Fig. 1.


154. One way to “surround” in view of the ’872 Patent is when drawing four lines (each equally radially spread out), each line will intersect one of the *dummy source structures*. See Section X.B. In Park, two of the *dummy source structures* *surround* a *staircase contact* in this way. When drawing such lines from the *staircase contact* at approximately 45, 135, 225, and 315 degrees, each line intersects a *dummy source structure*:



155. Note that the actual angles are merely a matter of perspective. If one were to define the orientation as 0 degrees extending half way between west and north, the points of intersection would be at approximately 0, 90, 180, and 270 degrees.

156. From another perspective, one could consider the gaps in the radial border. See Section X.B. Here, two of the *dummy source structures* create a larger

angular border around the *staircase contact* than the '872 Patent (which uses four *dummy source structures*).



157. I also note that it would be inaccurate if the Patent Owner were to argue that Park's dummy source structures only surround the staircase contacts on two sides. There are only small gaps in the radial border, and just like the '872 Patent, in the above figure a line from the contact intersects a dummy source structure at

four different angles separated by 90 degrees (e.g., 45, 135, and 225, and 315 degrees). But I would disagree with Patent Owner for the additional reason that an object may be surrounded by structures on two sides, just like an isthmus is surrounded on two sides by water or like a nitride layer is surrounded on two sides by oxide layers in an ONO dielectric structure.


158. Thus, Park discloses *a plurality of dummy source structures* (e.g., common source lines 144 and dummy source lines 146) *each extending vertically through the staircase structure* (e.g., through the stairstep regions), *the plurality of dummy source structures surrounding the staircase contact* (e.g., contact plugs 150).

7. [1.F] “wherein each of the dummy source structures comprises a conductive contact.”

159. Park discloses this limitation.

160. First, the '872 Patent provides an example of a *contact* of uniform vertical conductive member that extends down towards the substrate, *i.e., contact* need not be a separate element on top of a conductive member. For example, sometimes the word “contact” is used to refer to an element that sits on the top of another element and is placed there so another element can connect to it. But the '872 Patent explains that “[a]s illustrated in FIG. 2L, *a contact 244* is formed within spacer 242 in dummy source hole 212 (shown in FIG. 2K). *Contact 244* can be formed by depositing conductive materials including, not limited to W, Co, Cu, Al,

polysilicon, silicides, or any combination thereof, over spacer 242 in the dummy source hole using one or more thin film deposition processes, such as ALD, CVD, PVD, any other suitable processes, or any combination thereof. ***A dummy source structure 246 including spacer 242 and contact 244*** is thereby formed in the dummy source hole, surrounded by a plurality of dummy channel structures 209.” Ex. 1001, 16:21-32 (emphasis added). As shown below, the “contact” is simply a fill of conductive metal (246) into a hole (212) with an insulating liner (242). This is a conductive via that provides a conductive path through the stack (with an insulating liner):



Id., Figs. 2K, 2L.

161. Park’s common source line 144 and dummy source line 146, i.e., ***dummy source structures***, comprises ***a conductive contact*** just like the ’872 Patent,

namely, each includes conductive core that extend through the stack. *See* Ex. 1005, 1:63-65 (“In example embodiments, the dummy lines may include a conductive material the same as that included in the cutting lines.”); 7:65-67 (“The CSL 144 may include a metal having a low resistance, e.g., W, Ti, Ta, Pt, etc. ...”); 3:23-24 (“The dummy source lines and the common source lines may include a same conductive material.”). *See also* Limitation [1.E] (describing the common source line 144 and dummy source line 146 “cut” through the stack).

162. Thus, Park discloses *wherein each of the dummy source structures comprises a conductive contact* (e.g., a metal or other conductive material).

B. Claim 5


1. [5] “The 3D memory device of claim 1, wherein in a plan view, at least two of the plurality of dummy source structures are arranged in a first row that extends along a first lateral direction.”

163. Park discloses this limitation.

164. I address two claim mappings that disclose claim 5 below. The first mapping is relevant to claims 7, 9, and 10, and the second mapping is relevant to claims 7-10.

First Mapping


165. The *plurality of dummy source structures* (in orange) are shown in annotated Figure 1 below. I describe these structures in my analysis under Section XIII.A.6.



Ex. 1005, Fig. 1.

166. As shown in annotated Figure 1 below, there are *at least two of the plurality of dummy source structures* (in orange) *arranged in a first row that extends along a first lateral direction*. See Ex. 1005, 26:26-29.

FIG. 1




Id., Fig. 1 (annotated).

167. A row is “a number of objects arranged in a usually straight line.” (<https://www.merriam-webster.com/dictionary/row>). In other words, a row need not extend in a straight line from west to east, but can extend in a straight line north to south. By analogy, the above row is like a row of match sticks going from north to south.

168. Note that *the plurality of dummy source structures* includes all of the *dummy source structures* of Park such that they *surround the staircase contact[s]*.

Second Mapping

169. Below, the *plurality of dummy source structures* (in orange) are two *dummy source structures*, and there are *at least two of the plurality of dummy source structures* (in orange) *arranged in a first row that extends along a first lateral direction*. See Ex. 1005, 26:26-29. Here, the row is like a row of match sticks going from west to east.



Id., Fig. 1 (annotated).


C. Claim 7

1. [7] “The 3D memory device of claim 5, further comprising a plurality of dummy channel structures surrounding the staircase contact, each dummy channel structure extending vertically through the staircase structure.”

170. Park discloses, or at least renders obvious, this limitation.

First Mapping

171. First, Park discloses *dummy channel structures* 120b and 120c:



Ex. 1005, Fig. 1.

172. To start, structures 120b are *channel structures*. Ex. 1005, 6:19-26 (“The first and second channel structures 120a and 120b may each include a semiconductor pattern 110, a channel layer 114 extending from a top surface of the semiconductor pattern 110 in the first direction, a dielectric layer structure 112 surrounding an outer sidewall of the channel layer 114, a filling pattern 116 in the channel layer 114, and a pad 118 disposed on the dielectric layer 112, the channel layer 114, and the filling pattern 116.”). That is, Park’s dummy channel structures 120b are made from the same materials as an active channel (other than the interconnects, *see* immediately below regarding “dummy”).


173. Structures 120b are *dummy* structures. Ex. 1005, 7:45-51 (“A plurality of the second channel structures 120b may not be in contact with the wirings, or may be spaced apart from the wirings.”). In other words, structures 120b are not operable, because there is no connection to upper-level wiring (e.g., bit lines that connect to the top of the memory strings). Without this wiring, there is no way, for example, to perform read operations on the dummy channels.

174. Park discloses that structures 120b and 120c may be the same structures (*dummy channel structures*) and thus my analysis above applies equally to *dummy source structures* 120c. Ex. 1005, 8:55-65 (“A third channel structure 120c having a construction substantially the same as that of the first channel structure 120a may be disposed on the dummy region. The third channel structure 120c may not serve

as a channel of the memory cell, and may merely serve as a supporting pillar of the second structure 140. A plurality of the third channel structures 120c may be provided in an arrangement different from those of the first channel structures 120a and/or the second channel structures 120b. In example embodiments, a density in a unit area of the third channel structures 120c may be less than that of the first channel structures 120a.”). When Park discloses that “[t]he third channel structure 120c may not serve as a channel of the memory cell,” *id.*, it would have been understood to mean that the channels are not operable (e.g., do not include connections to upper-level interconnects) and thus are *dummy channels*.

175. Second, Park’s *dummy channel structures* 120b *surround[] the staircase contact*. As shown below, Park’s *dummy channel structures* 120b *surround[] the staircase contact[s]*. I discuss how “surrounding” would have been understood by a POSITA in Section X.B. In addition, while not shown below, the *dummy channel structures* 120c shown in above figure, collectively with the 120b *dummy channel structures*, likewise *surround the staircase contact[s]*.

FIG. 1




Ex. 1005, Fig. 1. Of course, *the staircase contact* could be only one staircase contact instead of the plurality above, and the *dummy channel structures* 120b would surround the single *contact*. See Section X.B.

Second Mapping

176. *[T]he dummy channel structures* (shown in green below) *surround the staircase contact*.

FIG. 1




Id., Fig. 1 (annotated).

177. I note that above, there is a *dummy source structure* between the *staircase contact* and certain surrounding *dummy channel structures*. In my opinion, the plain claim language allows a *dummy source structure* to be between the *staircase contact* and *dummy channel structure*, and the *dummy channel structure* can still *surround the staircase contact*. By way of example, when a fence surrounds a house, there may be objects between the fence and house, yet the fence still surrounds the house.

178. Third, Park’s *dummy channel structures* 120b *extend[] vertically through the staircase structure*. Park refers to the alternating gate and dielectric layer stack, which forms part of the staircase region, as the “mold” when Park describes the manufacturing of its memory. And Park notes that “[p]rocesses substantially the same as or similar to those illustrated with reference to FIGS. 5 and 6 may be performed to form a mold structure 106 on a substrate, and first to third channel structures 120a, 120b and 120c extending through the mold structure 106.” Ex. 1005, 15:26-32. Note that Figure 6 only depicts 120a, though it has the same structure as 120b (except 120b is a dummy channel that does not connect to wiring). *Id.*, 7:45-51; 11:59-65 (“The first to third channel structures 120a, 120b, and 120c may have substantially the same construction, while only the first channel structures 120a are illustrated in FIG. 6. The first channel structures 120a may substantially serve as a portion of the memory cells. The second and third channel structures 120b and 120c may serve as pillars supporting both portions of the mold structure 106.”).


179. The dummy channels 120b serve as support pillars. *Id.* Recall that there must be support members in the staircase structure to support the stack during the gate line replacement process. The below only depicts 120a, but again, structures 120b are the same as 120a.



180. If Patent Owner argues that the claim requires *dummy channel structures* directly on both sides of the staircase contact (without intervening *dummy source structures*), I disagree, because as I describe above, the claim includes no such limitation.

181. But it is also my opinion that Park in view of the knowledge of a POSITA renders obvious *dummy channel structures* directly on both sides of the staircase contact (without intervening *dummy source structures*). As I describe above, Park does not limit the arrangement of the dummy channels 120b to any


specific arrangement. Ex. 1005, 7:47-51. As I describe above, *dummy channel structures* 120b are support pillars, e.g., for support during the gate line replacement process. *Id.*, 11:59-65, 12:41-13:13. It was known to include rows of *dummy channel structures* on each side of the *staircase contacts*. For example, Ogawa discloses support pillars 20, which are *dummy channel structures*, that surround staircase contacts 86 and form rows on each side of the contacts 86:



Ex. 1024, Fig. 13C (annotated).

182. Ogawa describes the pillars as providing a support function: “A support pillar structure 20 formed in a word line contact via region 200 is illustrated in FIG. 7I. ... All of the support pillar structures 20 formed in connection regions 600 can extend through each layer within the alternating stack (32, 42), and does not contact any retro-stepped dielectric material portion 65.” Ex. 1024, 20:4-24. And Ogawa’s support pillar structures 20 are dummy channels. *Id.*, 13:51-14:61 (filling support openings 19, which become support pillars 20, with memory channel materials). The memory channel materials include, for example, the silicon film for the channel and a memory storage film. Ogawa’s support pillars, like Park’s dummy channel structures, provide support during the sacrificial gate replacement process. *Id.*, 22:4-19. Again, this process involves etching out the sacrificial gate layers, requiring support members to prevent the stack from shifting or collapsing.

183. Like Ogawa, Kai discloses rows of dummy channel structures that surround the staircase contact:




Ex. 1025, Fig. 15B.

184. In Kai, the staircase contacts are 86. Ex. 1025, 25:58-26:2 (“[w]ord line contact via structures 86”). The dummy channel structures, which are support pillars and may extend through the stack, are 20. *Id.*, 16:29-39 (“Referring to FIGS. 6A and 6B, the exemplary structure is illustrated after formation of memory opening fill structures 58 and support pillar structure 20 within the memory openings 49 and

the support openings 19, respectively. . . . An instance of the support pillar structure 20 can be formed within each support opening 19 of the structure of FIGS. 4A and 4B. The support pillar structures 20 can be formed through the retro-stepped dielectric material portion 65 in the terrace region.”), 9:45-48 (“The memory openings 49 and the support openings 19 can extend from the top surface of the alternating stack (32, 42) to at least the horizontal plane including the topmost surface of the semiconductor material layer 10.”), 16:13-27 (“Each combination of a memory film 50 and a vertical semiconductor channel 60 within a memory opening 49 constitutes a memory stack structure 55. . . . Each combination of a pedestal channel portion 11 (if present), a memory film 50, a vertical semiconductor channel 60, a dielectric core 62, and a drain region 63 within each support opening 19 fills the respective support openings 19, and constitutes a support pillar structure 20.”).

185. Recall that Park provides an exemplary disclosure of *dummy channel structures surrounding the staircase contact[s]*. Ex. 1005, 7:47-51. Per above, it was well known to include *dummy channel structures* in rows that surround the staircase contact (see Ogawa and Kai disclosures above). Thus, in view of Park and this knowledge of a POSITA, it would have been obvious that Park’s *dummy channel structures* 120b could be arranged in two rows, one on each side of the staircase contact, as shown below:




Ex. 1005, Fig. 1 (modified).

186. Note that the above provides an example of two rows—one on the left and one on the right—of an exemplary staircase contact. The same would be done for each set of staircase contacts. Under both mappings of claim 5, when *the dummy channel structures* are the above rows, the *dummy channel structures surround the staircase contact[s]*.

187. A POSITA would have recognized that there are several advantages to adding, for each staircase contact, an additional row of dummy channel structures.

188. First, an additional row of dummy channel structures (on one side of the staircase contact for each staircase contact) would provide additional support. Recall that Park's dummy channel structures provide a support function. Ex. 1005, 7:38-44. It was well known that providing sufficient support during the gate line

replacement process was critical. For example, Masamori discloses that adding additional dummy channels “provide[s] additional structural support during replacement of the [sacrificial gate layers].” Ex. 1027 (Masamori), 30:14-27; *see also id.*, 15:3-22 (structures 20 are dummy channel structures). Recall that Park replaces sacrificial gate layers, and thus the additional support is directly applicable to Park. Ex. 1005, 9:47-60. Masamori, which expressly describes the need for additional support during the gate replacement process, discloses lining each side of the staircase contacts with dummy channel structures 20 (and even describes providing additional dummy channel structures 20). This demonstrates that a POSITA would have had good reason to at least include two rows of dummy channel structures that line each staircase contact:




-200B

Ex. 1027, Fig. 19.

189. As shown above, rows of dummy channel structures 20 line each side of staircase contacts 86 (Ex. 1027, 24:1-10), but Masamori provides even more dummy channel structures 20 for additional support. Notably, just like Ogawa and Kai, Masamori surrounds each staircase contact with four dummy channels. With this knowledge (e.g., Ogawa, Kai, and Masamori), a POSITA would have been motivated to include at least four dummy channel structures around each staircase contact (just like Ogawa, Kai, and Masamori), which results in two rows of dummy channel structures surrounding the staircase contacts.

190. Second, adding the additional rows would reduce the number of defective bits at the edge of the memory cell region. A POSITA would have recognized this benefit and the benefit of adding such rows on all sides of the memory array. I will demonstrate this with respect to Figure 1 of Park.



Ex. 1005, Fig. 1 (annotated).

191. As can be seen above with respect to the left red box in the memory cell area, in which all the channels are active, the pattern of channels repeats down in the second direction into the green box, in which there are dummy channels. But for the red box on the right, the pattern of channels immediately terminates. In other words,

the edge of that pattern includes an active channel. This was known to be a problem, because using an active channel at the edge instead of a dummy channel increases the likelihood that the edge channel will be defective. I explain this in more detail below.

192. In forming an array of elements (e.g., channel structures), for decades, it was known that the elements at the edge of the array are subject to fabrication process variations. As a result, it was common to simply treat the edge elements as dummy elements. Ex. 1028, 8:47-53 (“In a typical flash cell array, cells located at the edge of the array are much more subject to processing variations than the cells not located at the edge. Because of this, it is common to refrain from using the cells at the array edge. Such cells, which extend around the perimeter of the array, are sometimes referred to as dummy cells.”). Indeed, in modern semiconductor processing (e.g., double patterning), this issue has become even more concerning. Ex. 1029, 2:20-43 (“Edge of array issues may typically occur at the boundary between a chop mask and pitch double patterning. An abnormality at the edge of an array pattern can cause blowout or shorting issues, depending on the integration process. Conventionally, an abnormal edge pattern at the edge of array may be controlled by adding a dummy pattern region, which is later sacrificed in processing.”). As can be seen in Park’s figure above, adding a row of dummy channel structures under the right-side red box would extend that box’s pattern, just


like the left-side red box extends that box's pattern into the green region. This would effectively push this edge of the array into the dummy region. Without the additional row, there is an edge that includes an active channel structure (instead of a dummy channel structure), which increases the likelihood that this active channel will fail or otherwise be defective.

193. Third, adding the row makes the entire array pattern a more consistent, repeating pattern. Patterning periodic structures is easier than patterning random or aperiodic features, because diffraction causes more pattern distortion in the latter case. This was well known to a POSITA working in the general area of lithography and Optical Proximity Corrections. One way of viewing this is that a reticle and projection lens assembly in a stepper is somewhat akin to a low pass filter. For aperiodic structures, there can be higher spatial frequencies involved, which are cut off more by the projection lenses, leading to more pattern distortion. A more regular, periodic pattern has lower spatial frequencies that can pass through the lens assembly with less distortion. Ex. 1030, 11 (“As a result, this technique is particularly useful in regular patterns like memories, and much less in random logic designs where features can be completely irregular.”).

194. In short, continuing a pattern downward in the second direction, rather than having it stop abruptly (compare left red box to right red box) would achieve

these known benefits. This is evident from Masamori at Fig. 19 (see above), in which Masamori avoids abrupt discontinuities in the overall pattern.

195. I should note that many patents depict memory layouts at a very high level. A POSITA would have known that Park's actual, physical memory array would include a much denser array of memory channel structures than shown in his patent and would be more like the layout density shown in Fig. 19 of Masamori above (see region 100). Thus, even a less dense arrangement of dummy channel structures (relative to the active channels) would still result in two rows of dummy channel structures such that four dummy channel structure surround each staircase contact. Masamori is representative of this typical layout (dense memory array 100 on the left and the less dense dummy structures in region 200 on the right):



Ex. 1027, Fig. 19.


196. Finally, adding a row of dummy channel structures would not only be advantageous, but would have been routine to implement with a high expectation of success. Park already discloses such dummy channel structures. The two-row arrangement would simply extend the dummy channel formation with additional rows, and actually result in a better fabrication process for the reasons that I describe above.

2. [8] “The 3D memory device of claim 7, wherein the plurality of dummy channel structures are of nominally equal lateral distances to the staircase contact.”

197. Park renders obvious this limitation. My analysis only applies the second mapping under claim 5.

Second Mapping

198. [T]he plurality of dummy channel structures are of nominally equal lateral distances to the staircase contact.



199. Taking each set of two dummy channel structures in a row from west to east, both are of equal distance to the *staircase contact*. I understand that Patent Owner likewise interprets such an arrangement to satisfy this claim language. Ex. 1026, 22. In this mapping, *the plurality of dummy source structures* are only the above two *dummy source structures*, which *surround the staircase contact*. Of course, one could identify four dummy channel structures immediately around a staircase contact, and those four would be of equal distance to the staircase contact.


D. Claim 9

1. [9] “The 3D memory device of claim 7, wherein in the plan view, the plurality of dummy source structures interleave with the plurality of dummy channel structures.”

200. Park discloses, or at least renders obvious, this limitation.

First Mapping


201. Park’s *plurality of dummy source structures interleave with the plurality of dummy channel structures*. As can be seen below, there are *dummy source structures* between the *dummy channel structures*.



Ex. 1005, Fig. 1.


Second Mapping

202. *[T]he plurality of dummy source structures interleave with the plurality of dummy channel structures.*



Ex. 1005, Fig. 1 (annotated).

203. Recall that it would have been obvious to include rows of dummy channel structures along each side of a staircase contact. Park's *dummy source structures interleave* with the *dummy channel structures* in this obvious alternative as well.



Ex. 1005, Fig. 1 (modified).

204. In my opinion, *interleave*, consistent with the plain language, simply means “come between.”⁴ Thus, the claim does not require a pattern of a single dummy source structure, a single dummy channel structure, a single dummy source

⁴ <https://www.merriam-webster.com/dictionary/intervene>.

structure, a single dummy channel structure, etc. Rather, the claim includes within its scope the following pattern: a row of dummy channel structure, **two** rows of dummy source structures, a row of dummy channel structure, etc. Ex. 1026, 23. This is because the dummy source structures are still between the dummy channel structures.

E. Claim 10


1. [10] “The 3D memory device of claim 7, wherein in the plan view, at least two of the plurality of dummy channel structures are arranged in a third row that extends along a third lateral direction in parallel with the first or the second lateral direction.”

205. Park discloses, or at least renders obvious, this limitation.

First Mapping

206. First, *at least two of the plurality of dummy channel structures* 120b are *in a third row that extends along a third lateral direction* (north to south) *in parallel with the first . . . lateral direction* (parallel to the first row of dummy source structures, see claim 5). Specifically, each set of three channel structures 120b (in green) (*at least two of the plurality of dummy channel structures*) that are in the wiring region (below, in the second direction, the cell region) are in a row that runs north to south. This is *parallel* to the *dummy source structures* in the dummy region that are like match sticks also running north to south.

FIG. 1




Ex. 1005, Fig. 1.

Second Mapping


207. The second mapping focuses on one *staircase contact*. I also note that this example can likewise expand to three *dummy source contacts* in the west to east direction, and my analysis is otherwise the same. As shown below, *at least two of the plurality of dummy channel structures 120b* are in *a third row that extends along a third lateral direction* (west to east) *in parallel with the first or the second lateral direction* (parallel to two *dummy source structures* that are in row from west to east, see claim 5). Specifically, a set of two *channel structures 120b* (in green) (*at least*

two of the plurality of dummy channel structures) that are in the wiring region (below, in the second direction, the cell region) are in a *row* that runs west to east. This is *parallel* to the *dummy source structures* in the wiring region that are like match sticks also running west to east.



Ex. 1005, Fig. 1 (annotated).

208. Finally, as I explain in claim 7, in my opinion, Park in view of the knowledge of a POSITA renders obvious including rows of *dummy channel structures* along each side of a *staircase contact*.



Ex. 1005, Fig. 1 (modified).

209. In such a case with rows of *dummy channel structures* lining the *staircase contact*, under the first mapping, *at least two* of the *dummy channel structures* 120b (shown in green) are in *a third row that extends along a third lateral direction* (north to south) *in parallel with the first or the second lateral direction* (parallel to the first row of *dummy source structures*, which are in a row from north to south, see claim 5). Under the second mapping, *at least two* of the *dummy channel structures* 120b (shown in green) are in *a third row that extends along a third lateral direction* (west to east) *in parallel with the first or the second lateral direction* (parallel to the first row of *dummy source structures*, which are in a row from west to east), see claim 5).

XIV. SECONDARY CONSIDERATIONS OF NON-OBVIOUSNESS

210. During my review of the materials discussed herein, I did not become aware of any evidence suggesting the existence of any secondary indicia or considerations of non-obviousness. In the event that Patent Owner proffers any such evidence, I shall provide my opinions on such evidence in a reply declaration.

XV. DECLARATION

211. In signing this declaration, I realize that this declaration will be filed as evidence in a contested case before the Patent Trial and Appeal Board of the USPTO.

212. I am aware that willfully false statements and the like made by me in connection with this declaration are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the Petition. All statements herein made by me of my own knowledge are true and all statements made on information and belief are believed to be true. I declare under penalty of perjury that the foregoing is true and correct.

Executed this 17th day of May 2024 at Austin, Texas.



Sanjay Banerjee, Ph.D.