

AO 120 (Rev. 08/10)

TO: Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450	REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK
--	--

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Western District of Texas - Austin Division on the following

☐ Trademarks or ☒ Patents. (☐ the patent action involves 35 U.S.C. § 292.):

DOCKET NO. 1:22-cv-1331	DATE FILED 12/19/2022	U.S. DISTRICT COURT Western District of Texas - Austin Division
PLAINTIFF NETWORK SYSTEM TECHNOLOGIES, LLC		DEFENDANT QUALCOMM INCORPORATED, et al.

PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 7,366,818	4/29/2008	Network System Technologies, LLC
2 7,373,449	5/13/2008	Network System Technologies, LLC
3 7,594,052	9/22/2009	Network System Technologies, LLC
4 7,769,893	8/3/2010	Network System Technologies, LLC
5 8,072,893	12/6/2011	Network System Technologies, LLC
6 8,086,800	12/27/2011	Network System Technologies, LLC

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY
	☐ Amendment ☐ Answer ☐ Cross Bill ☐ Other Pleading

PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1		
2		
3		
4		
5		

In the above—entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK	(BY) DEPUTY CLERK	DATE
-------	-------------------	------

Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director
 Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy

AO 120 (Rev. 08/10)

TO: Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450	REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK
--	--

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Western District, Austin on the following

☐ Trademarks or ☐ Patents. (☐ the patent action involves 35 U.S.C. § 292.):

DOCKET NO. 1:22-cv-01331-RP	DATE FILED 12/19/2022	U.S. DISTRICT COURT Western District, Austin
PLAINTIFF Network System Technologies, LLC		DEFENDANT Qualcomm Incorporated et al
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 7,366,818	4/29/2008	
2 7373,449	5/13/2008	
3 7,594,052	9/22/2009	
4 7,769,893	8/3/2010	
5 8,072,893	12/6/2011	

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	☐ Amendment	☐ Answer	☐ Cross Bill	☐ Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK			
1					
2					
3					
4					
5					

In the above—entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK Philip J. Devlin	(BY) DEPUTY CLERK <i>Rebecca A. Nieto</i>	DATE 12/20/2022
----------------------------------	--	--------------------

Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director
 Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy

Print

Save As...

Reset

AO 120 (Rev. 08/10)

TO: Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450	REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK
--	--

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Western District of Texas - Austin Division on the following

☐ Trademarks or ☒ Patents. (☐ the patent action involves 35 U.S.C. § 292.):

DOCKET NO. 1:22-cv-1331	DATE FILED 12/19/2022	U.S. DISTRICT COURT Western District of Texas - Austin Division
PLAINTIFF NETWORK SYSTEM TECHNOLOGIES, LLC		DEFENDANT QUALCOMM INCORPORATED, et al.
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 7,366,818	4/29/2008	Network System Technologies, LLC
2 7,373,449	5/13/2008	Network System Technologies, LLC
3 7,594,052	9/22/2009	Network System Technologies, LLC
4 7,769,893	8/3/2010	Network System Technologies, LLC
5 8,072,893	12/6/2011	Network System Technologies, LLC
6 8,086,800	12/27/2011	Network System Technologies, LLC

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
	☐ Amendment	☐ Answer ☐ Cross Bill ☐ Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1		
2		
3		
4		
5		

In the above—entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT		
CLERK	(BY) DEPUTY CLERK	DATE

Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director
 Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/530,267	05/13/2008	7373449	NL 021031	3641

24737 7590 04/23/2008
PHILIPS INTELLECTUAL PROPERTY & STANDARDS
P.O. BOX 3001
BRIARCLIFF MANOR, NY 10510

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment is 270 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (<http://pair.uspto.gov>).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site <http://pair.uspto.gov> for additional applicants):

Andrei Radulescu, Eindhoven, NETHERLANDS;
Kees Gerard Willem Goossens, Eindhoven, NETHERLANDS;

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: **Mail** Mail Stop ISSUE FEE
 Commissioner for Patents
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 or **Fax** (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

24737 7590 01/09/2008

PHILIPS INTELLECTUAL PROPERTY & STANDARDS
 P.O. BOX 3001
 BRIARCLIFF MANOR, NY 10510

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

Certificate of Mailing or Transmission

I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.

(Depositor's name)
(Signature)
(Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/530,267	04/05/2005	Andrei Radulescu	NL 021031	3641

TITLE OF INVENTION: INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING TRANSACTIONS

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1440	\$300	\$0	\$1740	04/09/2008

EXAMINER	ART UNIT	CLASS-SUBCLASS
PHAN, RAYMOND NGAN	2111	710-316000

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).

- ☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.
- ☐ "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a **Customer Number** is required.

2. For printing on the patent front page, list

- (1) the names of up to 3 registered patent attorneys or agents OR, alternatively,
- (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.

1 _____

2 _____

3 _____

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE

(B) RESIDENCE: (CITY and STATE OR COUNTRY)

KONINKLIJKE PHILIPS ELECTRONICS N.V.

EINDHOVEN, THE NETHERLANDS

Please check the appropriate assignee category or categories (will not be printed on the patent): ☐ Individual ☒ Corporation or other private group entity ☐ Government

4a. The following fee(s) are submitted:

- ☒ Issue Fee
- ☒ Publication Fee (No small entity discount permitted)
- ☐ Advance Order - # of Copies _____

4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above)

- ☐ A check is enclosed.
- ☐ Payment by credit card. Form PTO-2038 is attached.
- ☒ The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number 14-1270 (enclose an extra copy of this form).

5. Change in Entity Status (from status indicated above)

- ☐ a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. ☐ b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).

NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature /Daniel J. Piotrowski/

Date April 8, 2008

Typed or printed name Daniel J. Piotrowski

Registration No. 42,079

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Electronic Patent Application Fee Transmittal

Application Number:	10530267			
Filing Date:	05-Apr-2005			
Title of Invention:	APPARATUS AND METHOD FOR COMMUNICATING IN AN INTEGRATED CIRCUIT			
First Named Inventor/Applicant Name:	Andrei Radulescu			
Filer:	Daniel J. Piotrowski/Patti DeMichele			
Attorney Docket Number:	NL 021031			
Filed as Large Entity				
U.S. National Stage under 35 USC 371 Filing Fees				
Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:				
Pages:				
Claims:				
Miscellaneous-Filing:				
Petition:				
Patent-Appeals-and-Interference:				
Post-Allowance-and-Post-Issuance:				
Utility Appl issue fee	1501	1	1440	1440
Publ. Fee- early, voluntary, or normal	1504	1	300	300

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
Total in USD (\$)				1740

Electronic Acknowledgement Receipt

EFS ID:	3119656
Application Number:	10530267
International Application Number:	
Confirmation Number:	3641
Title of Invention:	APPARATUS AND METHOD FOR COMMUNICATING IN AN INTEGRATED CIRCUIT
First Named Inventor/Applicant Name:	Andrei Radulescu
Customer Number:	24737
Filer:	Daniel J. Piotrowski/Patti DeMichele
Filer Authorized By:	Daniel J. Piotrowski
Attorney Docket Number:	NL 021031
Receipt Date:	08-APR-2008
Filing Date:	05-APR-2005
Time Stamp:	14:42:21
Application Type:	U.S. National Stage under 35 USC 371

Payment information:

Submitted with Payment	yes
Payment Type	Deposit Account
Payment was successfully received in RAM	\$ 1740
RAM confirmation Number	8273
Deposit Account	141270
Authorized User	

File Listing:

Document Number	Document Description	File Name	File Size(Bytes) /Message Digest	Multi Part /.zip	Pages (if appl.)
-----------------	----------------------	-----------	----------------------------------	------------------	------------------

1	Issue Fee Payment (PTO-85B)	NL021031_IF_2008Apr08.pdf	109572	no	1
			ba1db76ca803eb8233cc959d0fde984d7d406ced		
Warnings:					
Information:					
2	Fee Worksheet (PTO-06)	fee-info.pdf	8346	no	2
			9a0e53fe1460d57110b16cb6cf2b64dd8c3b7667		
Warnings:					
Information:					
Total Files Size (in bytes):			117918		
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><u>National Stage of an International Application under 35 U.S.C. 371</u> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p> <p><u>New International Application Filed with the USPTO as a Receiving Office</u> If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</p>					



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov

BIB DATA SHEET

CONFIRMATION NO. 3641

SERIAL NUMBER 10/530,267	FILING or 371(c) DATE 04/05/2005 RULE	CLASS 710	GROUP ART UNIT 2111	ATTORNEY DOCKET NO. NL 021031		
APPLICANTS Andrei Radulescu, Eindhoven, NETHERLANDS; Kees Gerard Willem Goossens, Eindhoven, NETHERLANDS; ** CONTINUING DATA ***** This application is a 371 of PCT/IB03/04414 10/07/2003 ** FOREIGN APPLICATIONS ***** EUROPEAN PATENT OFFICE (EPO) 02079196.8 10/08/2002 ** IF REQUIRED, FOREIGN FILING LICENSE GRANTED **						
Foreign Priority claimed ☒ Yes ☐ No 35 USC 119(a-d) conditions met ☒ Yes ☐ No Verified and Acknowledged <u>Examiner's Signature</u>		☐ Met after Allowance <u>Initials</u>	STATE OR COUNTRY NETHERLANDS	SHEETS DRAWINGS 1	TOTAL CLAIMS 7	INDEPENDENT CLAIMS 2
ADDRESS PHILIPS INTELLECTUAL PROPERTY & STANDARDS P.O. BOX 3001 BRIARCLIFF MANOR, NY 10510 UNITED STATES						
TITLE APPARATUS AND METHOD FOR COMMUNICATING IN AN INTEGRATED CIRCUIT						
FILING FEE RECEIVED 900	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:			☐ All Fees		
				☐ 1.16 Fees (Filing)		
				☐ 1.17 Fees (Processing Ext. of time)		
				☐ 1.18 Fees (Issue)		
				☐ Other _____		
				☐ Credit		



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

24737 7590 01/09/2008

PHILIPS INTELLECTUAL PROPERTY & STANDARDS
P.O. BOX 3001
BRIARCLIFF MANOR, NY 10510

EXAMINER

PHAN, RAYMOND NGAN

ART UNIT

PAPER NUMBER

2111

DATE MAILED: 01/09/2008

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/530,267	04/05/2005	Andrei Radulescu	NL 021031	3641

TITLE OF INVENTION: INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING TRANSACTIONS

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1440	\$300	\$0	\$1740	04/09/2008

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. **PROSECUTION ON THE MERITS IS CLOSED.** THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN **THREE MONTHS** FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. **THIS STATUTORY PERIOD CANNOT BE EXTENDED.** SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.

B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: **Mail** Mail Stop ISSUE FEE
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
or Fax (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

24737 7590 01/09/2008

PHILIPS INTELLECTUAL PROPERTY & STANDARDS
P.O. BOX 3001
BRIARCLIFF MANOR, NY 10510

Certificate of Mailing or Transmission

I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.

(Depositor's name)
(Signature)
(Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/530,267	04/05/2005	Andrei Radulescu	NL 021031	3641

TITLE OF INVENTION: INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING TRANSACTIONS

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1440	\$300	\$0	\$1740	04/09/2008

EXAMINER	ART UNIT	CLASS-SUBCLASS
PHAN, RAYMOND NGAN	2111	710-316000

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).

☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.

☐ "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.

2. For printing on the patent front page, list

(1) the names of up to 3 registered patent attorneys or agents OR, alternatively,

(2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.

1	_____
2	_____
3	_____

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE

(B) RESIDENCE: (CITY and STATE OR COUNTRY)

Please check the appropriate assignee category or categories (will not be printed on the patent): ☐ Individual ☐ Corporation or other private group entity ☐ Government

4a. The following fee(s) are submitted:

- ☐ Issue Fee
☐ Publication Fee (No small entity discount permitted)
☐ Advance Order - # of Copies _____

4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above)

- ☐ A check is enclosed.
☐ Payment by credit card. Form PTO-2038 is attached.
☐ The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number _____ (enclose an extra copy of this form).

5. Change in Entity Status (from status indicated above)

- ☐ a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. ☐ b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).

NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature _____

Date _____

Typed or printed name _____

Registration No. _____

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/530,267	04/05/2005	Andrei Radulescu	NL 021031	3641
24737	7590	01/09/2008	EXAMINER	
PHILIPS INTELLECTUAL PROPERTY & STANDARDS P.O. BOX 3001 BRIARCLIFF MANOR, NY 10510			PHAN, RAYMOND NGAN	
			ART UNIT	PAPER NUMBER
			2111	
DATE MAILED: 01/09/2008				

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 270 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 270 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (<http://pair.uspto.gov>).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

AK

Notice of Allowability	Application No.	Applicant(s)	
	10/530,267	RADULESCU ET AL.	
	Examiner	Art Unit	
	Raymond Phan	2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--
 All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1. ☒ This communication is responsive to the amendment filed on December 1, 2007.
2. ☒ The allowed claim(s) is/are 1-18.
3. ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) ☐ All b) ☐ Some* c) ☐ None of the:
 1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

* Certified copies not received: _____.

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.
THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.

4. ☐ A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
 5. ☐ CORRECTED DRAWINGS (as "replacement sheets") must be submitted.
 - (a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached
 - 1) ☐ hereto or 2) ☐ to Paper No./Mail Date _____.
 - (b) ☐ including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date _____.
- Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).
6. ☐ DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

Attachment(s)

- | | |
|--|--|
| <ol style="list-style-type: none"> 1. ☐ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☐ Information Disclosure Statements (PTO/SB/08),
Paper No./Mail Date _____ 4. ☐ Examiner's Comment Regarding Requirement for Deposit
of Biological Material | <ol style="list-style-type: none"> 5. ☐ Notice of Informal Patent Application 6. ☐ Interview Summary (PTO-413),
Paper No./Mail Date _____ 7. ☐ Examiner's Amendment/Comment 8. ☒ Examiner's Statement of Reasons for Allowance 9. ☐ Other _____ |
|--|--|


 Raymond Phan
 Patent Examiner
 Tech Center 2100

Allowable Subject Matter

1. Claims 1-18 are allowable over the prior art of records.
2. The following is an Examiner's statement of reasons for the indication of allowable subject matter: Claims 1, 7, are allowable over the prior art of record because the prior arts, cited in its entirety, or in combination, do not teach wherein the resource manager determines whether the at least one connection with the communication channels is available based on the connection properties being available.

The remaining claims, not specifically mentioned, are allowed for the same rationale as set for their dependent claims.

3. Any comments considered necessary by applicant must be submitted no later than the payment of the Issue Fee and, to avoid processing delays, should preferable **accompany** the Issue Fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Raymond Phan, whose telephone number is (571) 272-3630. The examiner can normally be reached on Monday-Friday from 7:30AM-4:00 PM. The Group Fax No. (571) 273-8300.

Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be addressed to [raymond.phan@uspto.gov].

All Internet e-mail communications will be made of record in the application file. PTO employees do not engage in Internet communications where there exists a possibility that sensitive information could be identified or exchanged unless the record includes a properly signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on February 25, 1997 at 1195 OG 89.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Any inquiry of a general nature or relating to the status of this application should be directed to the TC2100 central telephone number is (571) 272-2100.



Raymond Phan
Patent Examiner
Tech Center 2100

Issue Classification 	Application/Control No.	Applicant(s)/Patent under Reexamination	
	10/530,267	RADULESCU ET AL.	
	Examiner	Art Unit	
	Raymond Phan	2111	

ISSUE CLASSIFICATION											
ORIGINAL					CROSS REFERENCE(S)						
CLASS		SUBCLASS			CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)					
710		316			709	227	2281				
INTERNATIONAL CLASSIFICATION											
G	0	6	F	13/00							
				/							
				/							
				/							
				/							
(Assistant Examiner) (Date)					 Raymond N Phan 12/21/07 (Primary Examiner) (Date)					Total Claims Allowed: 18	
(Legal Instruments Examiner) (Date)										O.G. Print Claim(s)	O.G. Print Fig.
										1	1

☐ Claims renumbered in the same order as presented by applicant				☐ CPA				☐ T.D.				☐ R.1.47			
Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original		
1	1		31		61		91		121		151		181		
2	2		32		62		92		122		152		182		
6	3		33		63		93		123		153		183		
7	4		34		64		94		124		154		184		
8	5		35		65		95		125		155		185		
9	6		36		66		96		126		156		186		
10	7		37		67		97		127		157		187		
3	8		38		68		98		128		158		188		
4	9		39		69		99		129		159		189		
11	10		40		70		100		130		160		190		
12	11		41		71		101		131		161		191		
5	12		42		72		102		132		162		192		
13	13		43		73		103		133		163		193		
14	14		44		74		104		134		164		194		
15	15		45		75		105		135		165		195		
17	16		46		76		106		136		166		196		
18	17		47		77		107		137		167		197		
16	18		48		78		108		138		168		198		
	19		49		79		109		139		169		199		
	20		50		80		110		140		170		200		
	21		51		81		111		141		171		201		
	22		52		82		112		142		172		202		
	23		53		83		113		143		173		203		
	24		54		84		114		144		174		204		
	25		55		85		115		145		175		205		
	26		56		86		116		146		176		206		
	27		57		87		117		147		177		207		
	28		58		88		118		148		178		208		
	29		59		89		119		149		179		209		
	30		60		90		120		150		180		210		

Index of Claims



Application/Control No.

10/530,267

Examiner

Raymond Phan

Applicant(s)/Patent under
Reexamination

RADULESCU ET AL.

Art Unit

2111

✓	Rejected
=	Allowed

-	(Through numeral) Cancelled
+	Restricted

N	Non-Elected
I	Interference

A	Appeal
O	Objected

Claim		Date			
Final	Original				
1	1	11/17/01			
2	2				
6	3				
7	4				
8	5				
9	6				
10	7				
3	8				
4	9				
11	10				
12	11				
5	12				
13	13				
14	14				
15	15				
17	16				
18	17				
16	18				
	19				
	20				
	21				
	22				
	23				
	24				
	25				
	26				
	27				
	28				
	29				
	30				
	31				
	32				
	33				
	34				
	35				
	36				
	37				
	38				
	39				
	40				
	41				
	42				
	43				
	44				
	45				
	46				
	47				
	48				
	49				
	50				

Claim		Date			
Final	Original				
	51				
	52				
	53				
	54				
	55				
	56				
	57				
	58				
	59				
	60				
	61				
	62				
	63				
	64				
	65				
	66				
	67				
	68				
	69				
	70				
	71				
	72				
	73				
	74				
	75				
	76				
	77				
	78				
	79				
	80				
	81				
	82				
	83				
	84				
	85				
	86				
	87				
	88				
	89				
	90				
	91				
	92				
	93				
	94				
	95				
	96				
	97				
	98				
	99				
	100				

Claim		Date			
Final	Original				
	101				
	102				
	103				
	104				
	105				
	106				
	107				
	108				
	109				
	110				
	111				
	112				
	113				
	114				
	115				
	116				
	117				
	118				
	119				
	120				
	121				
	122				
	123				
	124				
	125				
	126				
	127				
	128				
	129				
	130				
	131				
	132				
	133				
	134				
	135				
	136				
	137				
	138				
	139				
	140				
	141				
	142				
	143				
	144				
	145				
	146				
	147				
	148				
	149				
	150				

Search Notes

Application/Control No.

10/530,267

Examiner

Raymond Phan

Applicant(s)/Patent under
Reexamination

RADULESCU ET AL.

Art Unit

2111

SEARCHED

Class	Subclass	Date	Examiner
710	306-317, 104-110, 56-61	12/17/2007	RP
709	227-229	12/17/2007	RP
709	310-317	12/17/2007	RP

INTERFERENCE SEARCHED

Class	Subclass	Date	Examiner
710	316	12/21/2007	RP
709	227-228	12/21/2007	RP

**SEARCH NOTES
(INCLUDING SEARCH STRATEGY)**

	DATE	EXMR

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:
RADULESCU et al.

Examiner: **Phan, Raymond N.**

Application S/No.: **10/530,267**

Group Art Unit: **2111**

Filed: **April 5, 2005**

Confirmation No.: **3641**

Attorney Docket No.: **NL021031US**

For: Integrated Circuit and Method for Establishing Transactions

AMENDMENT

Attn: **Mail Stop AMENDMENT**
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In response to the Office Action mailed on August 23, 2007, Applicants submit herewith the following amendments and remarks.

Amendments to the Claims are reflected in the listing of claims, which begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

{WP449616;1}

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

1. (Currently Amended) Integrated circuit comprising a plurality of processing modules (M; I; S; T), and a network (N; RN), and at least one resource manager (RM) for managing resources of the network (N), wherein the modules, network and resource manager are disposed on a chip and arranged for providing at least one connection between a first and at least one second module, wherein the at least one connection comprises a set of communication channels each having a set of connection properties, the connection properties of the different communication channels of said connection being adjustable independently, wherein said connection supports transactions comprising at least one of outgoing messages from the first module to the second module and return messages from the second module to the first module, wherein the resource manager determines whether the at least one connection with said communication channels is available based on the connection properties being available.

2. (Currently Amended) Integrated circuit according to claim 1, further comprising: at least one communication managing means (CM) for managing the communication between different modules; ~~and at least one resource managing means (RM) for managing the resources of the network (N).~~

3. (Currently Amended) Integrated circuit according to claim 2, wherein said first module (M; I) is adapted to issue a request (REQ) for a connection with at least one of said second modules to said communication managing means (CM), said communication managing means (CM) is adapted to forward said request (REQ) for a connection with communication channels each having a specific set of connection properties to said resource managing means (RM), said resource managing means (RM) is adapted

~~to determine whether the requested connection based on said communication channels with said specific connection properties are available, and to responding with the~~
availability of the requested connection to said communication managering means (CM), wherein a connection between the first and second module is established based on the available properties of said communication channels of said connection.

4. (Currently Amended) Integrated circuit according to claim 2, wherein said communication managering means (CM) is adapted to reject establishing a connection based on the available connection properties when the available connection properties are not sufficient to perform the requested connection between said first and second module (M, I, S, T).

5. (Currently Amended) Integrated circuit according to claim 2, wherein said communication managering means (CM) is adapted to request a reset of the connection between said first and second module (M, I, S, T), when said modules have successfully performed their transactions.

6. (Previously Presented) Integrated circuit according to claim 2, further comprising: at least one network interface means (NI), associated to each of said modules, for managing the communication between said modules and said network (N).

7. (Currently Amended) Method for exchanging messages in an integrated circuit comprising a plurality of modules, the messages between the modules being exchanged over connections via a network, wherein said connections comprises a set of communication channels each having a set of connection properties, any communication channel being independently configurable, wherein said connection through the network supports transactions comprising at least one of outgoing messages from the first module to the second module and return messages from the second module to the first module and further comprising the steps of:

the first module issuing a request for a connection with the second module to a communication manager, wherein the request comprises desired connection properties associated with the sets of communication channels;

the communication manager forwarding the request to a resource manager;

the resource manager determining whether a target connection with the desired connection properties is available;

the resource manager responding with the availability of the target connection to the communication manager; and

the target connection between the first and second module being established based on the available properties of said communication channels of said connection.

8. (Previously Presented) The Integrated circuit of claim 1, further comprising at least one of a switch and a router.

9. (Previously Presented) The Integrated circuit of claim 1, further comprising a chip, wherein the processing modules and the network are disposed on said chip.

10. (Previously Presented) The method of claim 7, wherein the network manages traffic utilizing at least one of a switch and a router.

11. (Previously Presented) The method of claim 7, wherein the processing modules and the network are disposed on a chip.

12. (New) The Integrated circuit of claim 1, wherein the connection properties comprise at least one of data transport ordering, flow control, throughput, latency, and lossiness.

13. (New) The method of claim 7, wherein the connection properties comprise at least one of data transport ordering, flow control, throughput, latency, and lossiness.

14. (New) The method of claim 7, further comprising the resource manager determining whether the target connection with the desired connection properties is available based on reading of a centralized or distributed property table comprising properties associated with the network.

15. (New) The method of claim 7, further comprising the resource manager reserving the target connection after determining whether the target connection with the desired connection properties is available.

16. (New) The method of claim 15, further comprising the communication manager rejecting establishing a connection based on the available connection properties when the available connection properties are not sufficient to perform the requested connection between said first and second modules.

17. (New) The method of claim 16, further comprising the communication manager sending a release request to the resource manager to release the reservation of the communication channels associated with the target connection when the target connection is refused.

18. (New) The method of claim 7, wherein the connection properties comprise at least one of throughput, latency and jitter.

REMARKS

Claims 1-18 are pending. Claims 12-18 have been added. No new matter has been added.

The Office Action rejects claims 1-11 under 35 U.S.C. 103 as being obvious over Emerson (U.S. Patent Application No. 20040103230) in view of Adams (U.S. Patent No. 6,769,046). Applicants respectfully assert that the combination of Emerson and Adams fail to disclose or suggest the features of claim 1 which include the resource manager determining whether the at least one connection with the communication channels being available based on the connection properties being available and the features of claim 7 which include the first module issuing a request for a connection with the second module to a communication manager, the resource manager determining whether a target connection with the desired connection properties is available, and the resource manager responding with the availability of the target connection to the communication manager.

The Office Action asserts that Emerson has a communication manager which is a multi-core module 102 and also has a resource manager which is arbiter 112. The Arbiter 112 of Emerson is a device for prioritizing which port 120 of the module 102 is to be utilized:

[0026] If the address received at a port matches that of the module for that bus, access to multiplexer 122 and the memory space of FIFO 126 and SRAM 130 is arbitrated by arbiter 132. **Arbiter 132 arbitrates which port has use of multiplexer 122 and of the memory space at a given time. The arbitration protocol may be any protocol suitable for the system, including rotation of the priority among the ports or assigning specific ports a priority over others, or a combination of both.** It is preferred that any given arbitration

{WP449616;1}

cycle prioritizes ports 120 so that if the port with the highest priority does not have any current requests, the port with the next highest priority will be serviced. (Emerson par. 0026)(emphasis added).

The Arbiter 112 of Emerson does not disclose or suggest the features of claim 1 which include the resource manager determining whether the at least one connection with the communication channels is available based on the connection properties being available and the features of claim 7 which include the first module issuing a request for a connection with the second module to a communication manager, the resource manager determining whether a target connection with the desired connection properties is available, and the resource manager responding with the availability of the target connection to the communication manager.

Adams is relied upon by the Office Action for its configurable registers:

A second method of configuring the system resource router includes programming a set of configuration registers through a command port. Such allows changes to be made to memory size, memory types, and memory timing. These changes are preferably made after the device has been synthesized and delivered by simply modifying the intellectual property (IP) software. (Adams col. 5, line 66 – col. 6, line 6).

Similar to Emerson, Adams also does not disclose or suggest the features of claim 1 which include the resource manager determining whether the at least one connection with the communication channels is available based on the connection properties being available and the features of claim 7 which include the first module issuing a request for a connection with the second module to a communication manager, the resource manager determining whether a target connection with the desired connection properties is available, and the resource manager responding with the availability of the target connection to the communication manager.


Claims 2-10 and 12-18 depend from claims 1 and 7, respectively, and, thus, are also not rendered obvious by this combination of art.

Accordingly, for at least the above-described reasons, withdrawal of the rejections is respectfully requested. Favorable consideration and early issuance of the Notice of Allowance are respectfully requested.

Dated: _____

11/19/07

Respectfully submitted,



Andrew C. Gust
Registration No. 47,620
Akerman Senterfitt
for David Barnes, Reg. No. 47,407
Philips Electronics North America Corporation
345 Scarborough Road
Briarcliff Manor, New York 10510
Telephone: 914-333-9693
Facsimile: 914-332-0615
File: NL021031US

Electronic Acknowledgement Receipt

EFS ID:	2489807
Application Number:	10530267
International Application Number:	
Confirmation Number:	3641
Title of Invention:	Integrated circuit and method for establishing transactions
First Named Inventor/Applicant Name:	Andrei Radulescu
Customer Number:	24737
Filer:	Frank Keegan/GiGi Lamprecht
Filer Authorized By:	Frank Keegan
Attorney Docket Number:	NL 021031
Receipt Date:	20-NOV-2007
Filing Date:	05-APR-2005
Time Stamp:	08:31:28
Application Type:	U.S. National Stage under 35 USC 371

Payment information:

Submitted with Payment		no			
File Listing:					
Document Number	Document Description	File Name	File Size(Bytes) /Message Digest	Multi Part /.zip	Pages (if appl.)
1		NL021031US_AMEND_20_NOV_2007.pdf	811431	yes	8
			9bf0fd2d620b85db6ed1bd74eb0d60bd81031411		

	Multipart Description/PDF files in .zip description		
	Document Description	Start	End
	Amendment - After Non-Final Rejection	1	1
	Claims	2	5
	Applicant Arguments/Remarks Made in an Amendment	6	8
Warnings:			
Information:			
Total Files Size (in bytes):		811431	
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><u>National Stage of an International Application under 35 U.S.C. 371</u> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p> <p><u>New International Application Filed with the USPTO as a Receiving Office</u> If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</p>			

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875					Application or Docket Number 10/530,267		Filing Date 04/05/2005		☐ To be Mailed			
APPLICATION AS FILED – PART I												
(Column 1)			(Column 2)		SMALL ENTITY ☐		OR		OTHER THAN SMALL ENTITY			
FOR	NUMBER FILED	NUMBER EXTRA	RATE (\$)	FEE (\$)			RATE (\$)	FEE (\$)				
☐ BASIC FEE (37 CFR 1.16(a), (b), or (c))	N/A	N/A	N/A				N/A					
☐ SEARCH FEE (37 CFR 1.16(k), (l), or (m))	N/A	N/A	N/A				N/A					
☐ EXAMINATION FEE (37 CFR 1.16(o), (p), or (q))	N/A	N/A	N/A				N/A					
TOTAL CLAIMS (37 CFR 1.16(i))	minus 20 =	*	X \$	=			OR	X \$	=			
INDEPENDENT CLAIMS (37 CFR 1.16(h))	minus 3 =	*	X \$	=				X \$	=			
☐ APPLICATION SIZE FEE (37 CFR 1.16(s))	If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).											
☐ MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))												
* If the difference in column 1 is less than zero, enter "0" in column 2.												
TOTAL			TOTAL				TOTAL					
APPLICATION AS AMENDED – PART II												
(Column 1)			(Column 2)		(Column 3)		SMALL ENTITY		OR		OTHER THAN SMALL ENTITY	
AMENDMENT	11/20/2007	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)		RATE (\$)	ADDITIONAL FEE (\$)		
	Total (37 CFR 1.16(i))	* 18	Minus	** 20	= 0	X \$	=		OR	X \$50=	0	
	Independent (37 CFR 1.16(h))	* 2	Minus	***3	= 0	X \$	=		OR	X \$210=	0	
	☐ Application Size Fee (37 CFR 1.16(s))								OR			
	☐ FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))								OR			
						TOTAL ADD'L FEE			OR	TOTAL ADD'L FEE	0	
AMENDMENT		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)		RATE (\$)	ADDITIONAL FEE (\$)		
	Total (37 CFR 1.16(i))	*	Minus	**	=	X \$	=		OR	X \$	=	
	Independent (37 CFR 1.16(h))	*	Minus	***	=	X \$	=		OR	X \$	=	
	☐ Application Size Fee (37 CFR 1.16(s))								OR			
	☐ FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))								OR			
						TOTAL ADD'L FEE			OR	TOTAL ADD'L FEE		
* If the entry in column 1 is less than the entry in column 2, write "0" in column 3. ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20". *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3". The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.												

Legal Instrument Examiner:
Debra R. Wyatt

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/530,267	04/05/2005	Andrei Radulescu	NL 021031	3641

24737 7590 08/23/2007
PHILIPS INTELLECTUAL PROPERTY & STANDARDS
P.O. BOX 3001
BRIARCLIFF MANOR, NY 10510

EXAMINER

PHAN, RAYMOND NGAN

ART UNIT	PAPER NUMBER
----------	--------------

2111

MAIL DATE	DELIVERY MODE
-----------	---------------

08/23/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/530,267

Applicant(s)

RADULESCU ET AL.

Examiner

Raymond Phan

Art Unit

2111

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 06 June 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-11 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-11 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

Part III DETAILED ACTION

Notice to Applicant(s)

1. This action is responsive to the following communications: amendment filed on June 6, 2007.
2. This application has been examined. Claims 1-11 are pending.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-11 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Emerson et al. (US Pub No. 2004/0103230) in view of Adams et al. (US No. 6,769,046).

In regard to claims 1, 7, Emerson et al. disclose the system on chip (i.e. SoC) comprising numbers of processing modules communicating within the chip (see figure 1, para 16-18) wherein the modules communicate via a SoC, the message between modules being exchanged over connection via a network (see para 35); wherein the connection supports transactions comprising at least one outgoing messages from the first module to the second module and return messages from the second module to the first module (see para 35). But Emerson et al. do not specifically disclose wherein the at least one connection comprises a set of communication channels each having a set of connection properties, the connection properties of the different communication channels of said connection being adjustable independently. However Adams et al. disclose the at least one connection comprises a set of communication channels each having a set of

connection properties (see col. 5, lines 17-28), the connection properties of the different communication channels of said connection being adjustable independently (see col. 5, line 66 through col. 6, line 6). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Adams et al. within the system of Emerson et al. because it would allow different transactions to occur simultaneously across different M-channels.

In regard to claim 2, Emerson et al. disclose further comprising: at least one communication managing means (CM) 102 for managing the communication between different modules (see figure 1, para 23); and at least one resource managing means (RM) 112 for managing the resources of the network (N) (see figure 1, para 28).

In regard to claim 3, Adams et al. disclose wherein said first module (M; I) is adapted to issue a request (REQ) for a connection with at least one of said second modules to said communication managing means (CM), said communication managing means (CM) is adapted to forward said request (REQ) for a connection with communication channels each having a specific set of connection properties to said resource managing means (RM), said resource managing means (RM) is adapted to determine whether the requested connection based on said communication channels with said specific connection properties are available, and to respond the availability of the requested connection to said communication managing means (CM), wherein a connection between the first and second module is established based on the available properties of said communication channels of said connection (see Table I-VI, col. 6, lines 9-17). Therefore, it would have been obvious to a person of an ordinary skill in the art at

the time the invention was made to have combined the teachings of Adams et al. within the system of Emerson et al. because it would allow different transactions to occur simultaneously across different M-channels.

In regard to claim 4, Adams et al. disclose wherein said communication managing means (CM) is adapted to reject establishing a connection based on the available connection properties when the available connection properties are not sufficient to perform the requested connection between said first and second module (M, I, S, T) (see col. 4, lines 31-43). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Adams et al. within the system of Emerson et al. because it would allow different transactions to occur simultaneously across different M-channels.

In regard to claim 5, Adams et al. disclose wherein said communication managing means (CM) is adapted to request a reset of the connection between said first and second module (M, I, S, T), when said modules have successfully performed their transactions (see col. 9, lines 8-22). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Adams et al. within the system of Emerson et al. because it would allow different transactions to occur simultaneously across different M-channels.

In regard to claim 6, Adams et al. disclose further comprising: at least one network interface means (NI) (see col. 7, lines 30-35), associated to each of said modules, for managing the communication between said modules and said network (N) (see col. 7, lines 30-045 Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the

teachings of Adams et al. within the system of Emerson et al. because it would allow different transactions to occur simultaneously across different M-channels.

In regard to claims 8, 10, Adams et al. disclose the SOC including at least one switch and a router (see col. 4, lines 10-43). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Adams et al. within the system of Emerson et al. because it would allow different transactions to occur simultaneously across different M-channels.

In regard to claims 9, 11, Emerson et al. disclose the SOC is a chip wherein the processing modules and the network are disposed on the chip (see figure 1, para 16-18).

Response to Amendment

5. Applicant's amendment and arguments, see on pages 3-6, filed on June 6, 2007, with respect to the rejection of claims 1-7 under 35USC103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground of rejection is made in view of Emerson et al. and Adams et al.

Conclusion

6. All claims are rejected.
7. The prior arts made of record and not relied upon are considered pertinent to applicant's disclosure.

Calvignac et al. (US Pub No. 2003/010339) disclose a chip to chip interface for interconnecting chips.

Gadre et al. (US No. 7,165,128) disclose a multi-functional I/O organizer unit for multiprocessor multimedia chips.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Raymond Phan, whose telephone number is (571) 272-3630. The examiner can normally be reached on Monday-Friday from 6:30AM- 4:00PM. The Group Fax No. (571) 273-8300.

Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be addressed to [raymond.phan@uspto.gov].

All Internet e-mail communications will be made of record in the application file. PTO employees do not engage in Internet communications where there exists a possibility that sensitive information could be identified or exchanged unless the record includes a properly signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on February 25, 1997 at 1195 OG 89.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see [hop://pair-direct.uspto.gov](http://pair-direct.uspto.gov). Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 central telephone number is (571) 272-2100.



Raymond Phan
Patent Examiner
Tech Center 2100

Notice of References Cited	Application/Control No. 10/530,267		Applicant(s)/Patent Under Reexamination RADULESCU ET AL.	
	Examiner Raymond Phan		Art Unit 2111	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,769,046	07-2004	Adams et al.	710/316
*	B	US-2004/0103230	05-2004	Emerson et al.	710/110
*	C	US-7,165,128	01-2007	Gadre et al.	710/52
*	D	US-2003/0110339	06-2003	Calvignac et al.	710/305
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS


*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Index of Claims



Application/Control No.

10/530,267

Examiner

Raymond Phan

Applicant(s)/Patent under Reexamination

RADULESCU ET AL.

Art Unit

2111

✓	Rejected
=	Allowed

—	(Through numeral) Cancelled
÷	Restricted

N	Non-Elected
I	Interference

A	Appeal
O	Objected

Claim		Date									
Final	Original										
	1										
	2										
	3										
	4										
	5										
	6										
	7										
	8										
	9										
	10										
	11										
	12										
	13										
	14										
	15										
	16										
	17										
	18										
	19										
	20										
	21										
	22										
	23										
	24										
	25										
	26										
	27										
	28										
	29										
	30										
	31										
	32										
	33										
	34										
	35										
	36										
	37										
	38										
	39										
	40										
	41										
	42										
	43										
	44										
	45										
	46										
	47										
	48										
	49										
	50										

Claim		Date									
Final	Original										
	51										
	52										
	53										
	54										
	55										
	56										
	57										
	58										
	59										
	60										
	61										
	62										
	63										
	64										
	65										
	66										
	67										
	68										
	69										
	70										
	71										
	72										
	73										
	74										
	75										
	76										
	77										
	78										
	79										
	80										
	81										
	82										
	83										
	84										
	85										
	86										
	87										
	88										
	89										
	90										
	91										
	92										
	93										
	94										
	95										
	96										
	97										
	98										
	99										
	100										

Claim		Date									
Final	Original										
	101										
	102										
	103										
	104										
	105										
	106										
	107										
	108										
	109										
	110										
	111										
	112										
	113										
	114										
	115										
	116										
	117										
	118										
	119										
	120										
	121										
	122										
	123										
	124										
	125										
	126										
	127										
	128										
	129										
	130										
	131										
	132										
	133										
	134										
	135										
	136										
	137										
	138										
	139										
	140										
	141										
	142										
	143										
	144										
	145										
	146										
	147										
	148										
	149										
	150										

Search Notes

Application/Control No.

10/530,267

Examiner

Raymond Phan

Applicant(s)/Patent under
Reexamination

RADULESCU ET AL.

Art Unit

2111

SEARCHED

Class	Subclass	Date	Examiner
710	306-317, 104-110, 56-61	8/6/2007	RP
709	201-203	8/6/2007	RP
709	310-317	8/6/2007	RP

INTERFERENCE SEARCHED

Class	Subclass	Date	Examiner

**SEARCH NOTES
(INCLUDING SEARCH STRATEGY)**

	DATE	EXMR
EAST search	8/9/2007	RP

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S98	5882	connections same manager	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 13:44
S99	19043	connections same manager	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:44
S100	938	connection same manager same resource same communication	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:45
S101	342	S100 same request\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:45
S102	22	"710"/\$.cls. and S101	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 14:08
S103	3	"20050017980"	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 14:09
S104	6	((("5553249") or ("6874055") or ("6862647"))).PN.	US-PGPUB; USPAT; USOCR; DERWENT	OR	OFF	2007/02/13 14:10
S105	2	"20040073697"	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 14:10
S106	0	2004/01032	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/08/18 15:41

EAST Search History

S10 7	11	"200401032"	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/08/18 15:42
S10 8	3	"20040103230"	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/08/18 15:43
S10 9	145	soc same router same switch\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/08/18 15:43
S11 0	111	S109 same channel	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/08/18 15:43
S11 1	0	S110 same proper\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/08/18 15:44
S11 2	0	S110 same propert\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/08/18 15:44
S11 3	3	S109 and (channel same propert\$3)	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/08/18 15:46
S11 4	2	("6769046").PN.	US-PGPUB; USPAT; USOCR; DERWENT	OR	OFF	2007/08/18 15:46

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:
RADULESCU et al.

Examiner: **Phan, Raymond N.**

Application S/No.: **10/530,267**

Group Art Unit: **2111**

Filed: **April 5, 2005**

Confirmation No.: **3641**

Attorney Docket No.: **NL021031US**

For: Integrated Circuit and Method for Establishing Transactions

AMENDMENT

Attn: **Mail Stop AMENDMENT**
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In response to the Office Action mailed on March 2, 2007, Applicants submit herewith the following amendments and remarks.

Amendments to the Specification begin on page 2 of this paper.

Amendments to the Claims are reflected in the listing of claims, which begins on page 3 of this paper.

Remarks/Arguments begin on page 6 of this paper.

{WP400260;1}

Amendments to the Specification:

Please amend the title as follows:

~~Integrated circuit~~Apparatus and Method for establishing transactionsCommunicating in
an Integrated Circuit

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

1. (Currently Amended) Integrated circuit comprising a plurality of processing modules (M; I; S; T) and a network (N; RN) arranged for providing at least one connection between a first and at least one second module, wherein the at least one connection comprises a set of communication channels each having a set of connection properties, the connection properties of the different communication channels of said connection being adjustable independently, wherein said connection supports transactions comprising at least one of outgoing messages from the first module to the second module and/or return messages from the second module to the first module.

2. (Original) Integrated circuit according to claim 1, further comprising: at least one communication managing means (CM) for managing the communication between different modules; and at least one resource managing means (RM) for managing the resources of the network (N).

3. (Original) Integrated circuit according to claim 2, wherein said first module (M; I) is adapted to issue a request (REQ) for a connection with at least one of said second modules to said communication managing means (CM), said communication managing means (CM) is adapted to forward said request (REQ) for a connection with communication channels each having a specific set of connection properties to said resource managing means (RM), said resource managing means (RM) is adapted to determine whether the requested connection based on said communication channels with said specific connection properties are available, and to respond the availability of the requested connection to said communication managing means (CM), wherein a connection between the first and second module is established based on the available

properties of said communication channels of said connection.

4. (Previously Presented) Integrated circuit according to claim 2, wherein said communication managing means (CM) is adapted to reject establishing a connection based on the available connection properties when the available connection properties are not sufficient to perform the requested connection between said first and second module (M, I, S, T).

5. (Previously Presented) Integrated circuit according to claim 2, wherein said communication managing means (CM) is adapted to request a reset of the connection between said first and second module (M, I, S, T), when said modules have successfully performed their transactions.

6. (Previously Presented) Integrated circuit according to claim 2, further comprising: at least one network interface means (NI), associated to each of said modules, for managing the communication between said modules and said network (N).

7. (Currently Amended) Method for exchanging messages in an integrated circuit comprising a plurality of modules, the messages between the modules being exchanged over connections via a network, wherein said connections comprises a set of communication channels each having a set of connection properties, any communication channel being independently configurable, wherein said connection through the network supports transactions comprising at least one of outgoing messages from the first module to the second module and/or return messages from the second module to the first module.

8. (New) The Integrated circuit of claim 1, further comprising at least one of a switch and a router.

9. (New) The Integrated circuit of claim 1, further comprising a chip, wherein the processing modules and the network are disposed on said chip.

10. (New) The method of claim 7, wherein the network manages traffic utilizing at least one of a switch and a router.

11. (New) The method of claim 7, wherein the processing modules and the network are disposed on a chip.

REMARKS

Claims 1-11 are pending. Claims 8-11 have been added. No new matter has been added.

The Office Action objects to the title as being non-descriptive. The title has been amended which obviates this objection.


The Office Action rejects claims 1-7 under 35 U.S.C. 103 as being anticipated by Lin (U.S. Patent No. 4,807,118) in view of Barr (U.S. Patent Application No. 20030182419). Applicants respectfully assert that the combination of Lin and Barr fail to disclose or suggest the features of claims 1-7 which include an Integrated circuit comprising a plurality of processing modules (M; I; S; T) and a network (N; RN) arranged for providing at least one connection between a first and at least one second module as recited in claims 1-6 and exchanging messages in an integrated circuit comprising a plurality of modules, where the messages between the modules are being exchanged over connections via a network. Lin describes a "cluster" which is two or more separate computer systems. Barr describes a telematics client framework and does not rectify the shortcomings of Lin as to this rejection.

Newly added claims 8-11 depend from claims 1 and 7, respectively, and, thus, are also not rendered obvious by this combination of art. Moreover claims 9 and 11 describe the processing modules and the network being disposed on the chip, as opposed to the cluster of Lin.

Accordingly, for at least the above-described reasons, withdrawal of the rejections is respectfully requested. Favorable consideration and early issuance of the Notice of Allowance are respectfully requested.

Dated: 5/24/07

Respectfully submitted,



Andrew C. Gust
Registration No. 47,620
Akerman Senterfitt
for David Barnes, Reg. No. 47,407
Philips Electronics North America Corporation
345 Scarborough Road
Briarcliff Manor, New York 10510
Telephone: 914-333-9693
Facsimile: 914-332-0615
File: NL021031US

Electronic Acknowledgement Receipt

EFS ID:	1811980
Application Number:	10530267
International Application Number:	
Confirmation Number:	3641
Title of Invention:	Integrated circuit and method for establishing transactions
First Named Inventor/Applicant Name:	Andrei Radulescu
Customer Number:	24737
Filer:	Frank Keegan/GiGi Lamprecht
Filer Authorized By:	Frank Keegan
Attorney Docket Number:	NL 021031
Receipt Date:	25-MAY-2007
Filing Date:	05-APR-2005
Time Stamp:	13:26:18
Application Type:	U.S. National Stage under 35 USC 371

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1		NL021031US_AMEND_25_MAY_2007.pdf	504860	yes	7

	Multipart Description/PDF files in .zip description		
	Document Description	Start	End
	Amendment - After Non-Final Rejection	1	1
	Specification	2	2
	Claims	3	5
	Applicant Arguments/Remarks Made in an Amendment	6	7
Warnings:			
Information:			
Total Files Size (in bytes):		504860	
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><u>National Stage of an International Application under 35 U.S.C. 371</u> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p> <p><u>New International Application Filed with the USPTO as a Receiving Office</u> If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</p>			

PATENT APPLICATION FEE DETERMINATION RECORD Effective December 8, 2004

Application or Docket Number

10/530267

CLAIMS AS FILED - PART I

	(Column 1)	(Column 2)
U.S. NATIONAL STAGE FEES		
BASIC FEE	SMALL ENT. = \$ 150	LARGE ENT. = \$ 300
EXAMINATION FEE	Satisfies PCT Article 33(1)-(4) = \$ 50 / \$ 100	All other situations = \$ 100 / \$ 200
SEARCH FEE	U.S. is ISA = \$ 50 / \$ 100 ALL other countries = \$ 200 / \$ 400	All other situations = \$ 250 / \$ 500
FEE FOR EXTRA SPEC. PGS.	minus 100 =	/ 50 =
TOTAL CHARGEABLE CLAIMS	7 minus 20 =	
INDEPENDENT CLAIMS	1 minus 3 =	
MULTIPLE DEPENDENT CLAIM PRESENT		☐

SMALL ENTITY TYPE ☐

OR

OTHER THAN SMALL ENTITY

RATE	FEE
BASIC FEE	
EXAM. FEE	
SEARCH FEE	
X \$ 125 =	
X \$ 25 =	
X \$ 100 =	
+ \$ 180 =	
TOTAL	

OR

RATE	FEE
BASIC FEE	200 ⁰⁰
EXAM. FEE	300 ⁰⁰
SEARCH FEE	240 ⁰⁰
X \$ 250 =	
X \$ 50 =	
X \$ 200 =	
+ \$ 360 =	
TOTAL	900 ⁰⁰

* If the difference in column 1 is less than zero, enter "0" in column 2

4.5.05 **CLAIMS AS AMENDED - PART II**

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	7	Minus	**
Independent	1	Minus	***
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM			☐

SMALL ENTITY

OR

OTHER THAN SMALL ENTITY

RATE	ADDITIONAL FEE
X \$ 25 =	
X \$ 100 =	
+ \$ 180 =	
TOTAL ADDIT. FEE	

OR

RATE	ADDITIONAL FEE
X \$ 50 =	
X \$ 200 =	
+ \$ 360 =	
TOTAL ADDIT. FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	5/25/07	Minus	20
Independent	2	Minus	3
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM			☐

RATE	ADDITIONAL FEE
X \$ 25 =	
X \$ 100 =	
+ \$ 180 =	
TOTAL ADDIT. FEE	

OR

RATE	ADDITIONAL FEE
X \$ 50 =	
X \$ 200 =	
+ \$ 360 =	
TOTAL ADDIT. FEE	

* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.

** If the "Highest Number Previously Paid For" IN THIS SPACE is less than "20", enter "20".

*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than "3", enter "3".

The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/530,267	04/05/2005	Andrei Radulescu	NL 021031	3641

24737 7590 03/02/2007
PHILIPS INTELLECTUAL PROPERTY & STANDARDS
P.O. BOX 3001
BRIARCLIFF MANOR, NY 10510

EXAMINER

PHAN, RAYMOND NGAN

ART UNIT

PAPER NUMBER

2111

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	03/02/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No. 10/530,267	Applicant(s) RADULESCU ET AL.	
	Examiner Raymond Phan	Art Unit 2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 07 October 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-7 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-7 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) ☒ Notice of References Cited (PTO-892) | 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) ☐ Notice of Informal Patent Application |
| 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>11092005</u> . | 6) ☐ Other: _____ |

Part III DETAILED ACTION

Notice to Applicant(s)

1. This application has been examined. Claims 1-7 are pending.
2. The Group and/or Art Unit location of your application in the PTO has changed. To aid in correlating any papers for this application, all further correspondence regarding this application should be directed to Group Art Unit 2111.

Specification

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-7 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Lin et al. (US No 4,807,118) in view of Barr et al. (US Pub No. 2003/0182419).

In regard to claims 1, 7, Lin et al. disclose the system comprising a plurality of processing modules 10, 20 and a network arranged for providing at least one connection between a first 10 and at least one second 20 module, wherein said connection supports transactions comprising outgoing messages from the first module to the second modules and return messages from the second modules to the first module (see figure 3, col. 6, lines 49-67). But Lin et al. do not specifically disclose wherein the at least one connection comprises a set of communication channels each having a set of connection properties, the connection properties of

the different communication channels of said connection being adjustable independently. However Barr et al. disclose the at least one connection comprises a set of communication channels each having a set of connection properties, the connection properties of the different communication channels of said connection being adjustable independently (see para 44-45). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Barr et al. within the system of Lin et al. because it would dynamically manage and assign access to communication channels between the application and a server application.

In regard to claim 2, Barr et al. disclose further comprising: at least one communication managing means (CM) (i.e. message manager 517) for managing the communication between different modules (see figure 6, para 45); and at least one resource managing means (RM) (i.e. stream manager 519) for managing the resources of the network (N) (see figure 6, para 45). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Barr et al. within the system of Lin et al. because it would dynamically manage and assign access to communication channels between the application and a server application.

In regard to claim 3, Barr et al. disclose wherein said first module (M; I) is adapted to issue a request (REQ) for a connection with at least one of said second modules to said communication managing means (CM), said communication managing means (CM) is adapted to forward said request (REQ) for a connection with communication channels each having a specific set of connection properties to said resource managing means (RM), said resource managing means (RM) is adapted to determine whether the requested connection based on said

Art Unit: 2111

communication channels with said specific connection properties are available, and to respond the availability of the requested connection to said communication managing means (CM), wherein a connection between the first and second module is established based on the available properties of said communication channels of said connection (see para 45). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Barr et al. within the system of Lin et al. because it would dynamically manage and assign access to communication channels between the application and a server application.

In regard to claim 4, Barr et al. disclose wherein said communication managing means (CM) is adapted to reject establishing a connection based on the available connection properties when the available connection properties are not sufficient to perform the requested connection between said first and second module (M, I, S, T) (see para 46). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Barr et al. within the system of Lin et al. because it would dynamically manage and assign access to communication channels between the application and a server application.

In regard to claim 5, Barr et al. disclose wherein said communication managing means (CM) is adapted to request a reset of the connection between said first and second module (M, I, S, T), when said modules have successfully performed their transactions (see para 62-63). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Barr et al. within the system of Lin et al.

because it would dynamically manage and assign access to communication channels between the application and a server application.

In regard to claim 6, Lin et al. disclose further comprising: at least one network interface means (NI) (i.e. Ethernet), associated to each of said modules, for managing the communication between said modules and said network (N) (see col. 8, lines 49-67). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Barr et al. within the system of Lin et al. because it would dynamically manage and assign access to communication channels between the application and a server application.

Conclusion

6. All claims are rejected.
7. The prior arts made of record and not relied upon are considered pertinent to applicant's disclosure.

Bixby et al. (US No. 5,317,568) disclose a method and apparatus for managing and facilitating communications in a distributed heterogeneous network.

James et al. (US No. 6,539,450) disclose a method and system for adjusting isochronous bandwidth on the bus.

Grun (US No. 6,629,166) discloses the methods and systems for efficient connection of I/O devices to a channel-based switched fabric.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Raymond Phan, whose telephone number is (571) 272-3630. The examiner can normally be reached on Monday-Friday from 6:30AM- 4:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on (571) 272-3632 or via e-mail addressed to mark.rinehart@uspto.gov. The fax phone number for this Group is (571) 273-8300.


Art Unit: 2111

Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be addressed to [raymond.phan@uspto.gov].

All Internet e-mail communications will be made of record in the application file. PTO employees do not engage in Internet communications where there exists a possibility that sensitive information could be identified or exchanged unless the record includes a properly signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on February 25, 1997 at 1195 OG 89.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 central telephone number is (571) 272-2100.

A handwritten signature in black ink, appearing to read 'Raymond Phan', with a stylized flourish at the end.

Raymond Phan
February 26, 2007



Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTC

(Use as many sheets as necessary)

Complete if Known

Application Number	10/530,267
---------------------------	------------

Filing Date	April 5, 2005
--------------------	---------------

First Named Inventor	Andrei Radulescu
----------------------	------------------

Art Unit	2111
----------	------

Examiner Name

Attorney Docket Number	NL 021031
------------------------	-----------

Sheet	1	of	1
-------	---	----	---

NON PATENT LITERATURE DOCUMENTS

Examiner Signature	RAYMOND PHAN	Date Considered	2-20-07
-----------------------	--------------	--------------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Notice of References Cited	Application/Control No. 10/530,267		Applicant(s)/Patent Under Reexamination RADULESCU ET AL.	
	Examiner Raymond Phan		Art Unit 2111	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-4,807,118	02-1989	Lin et al.	709/237
*	B	US-6,629,166	09-2003	Grun, Paul	710/36
*	C	US-6,539,450	03-2003	James et al.	710/306
*	D	US-5,317,568	05-1994	Bixby et al.	370/401
*	E	US-2003/0182419	09-2003	Barr et al.	709/224
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Index of Claims



Application/Control No.

10/530,267

Examiner

Raymond Phan

Applicant(s)/Patent under
Reexamination

RADULESCU ET AL.

Art Unit

2111

✓	Rejected
=	Allowed

—	(Through numeral) Cancelled
÷	Restricted

N	Non-Elected
I	Interference

A	Appeal
O	Objected

Claim		Date			
Final	Original				
	1				
	2				
	3				
	4				
	5				
	6				
	7				
	8				
	9				
	10				
	11				
	12				
	13				
	14				
	15				
	16				
	17				
	18				
	19				
	20				
	21				
	22				
	23				
	24				
	25				
	26				
	27				
	28				
	29				
	30				
	31				
	32				
	33				
	34				
	35				
	36				
	37				
	38				
	39				
	40				
	41				
	42				
	43				
	44				
	45				
	46				
	47				
	48				
	49				
	50				

Claim		Date			
Final	Original				
	51				
	52				
	53				
	54				
	55				
	56				
	57				
	58				
	59				
	60				
	61				
	62				
	63				
	64				
	65				
	66				
	67				
	68				
	69				
	70				
	71				
	72				
	73				
	74				
	75				
	76				
	77				
	78				
	79				
	80				
	81				
	82				
	83				
	84				
	85				
	86				
	87				
	88				
	89				
	90				
	91				
	92				
	93				
	94				
	95				
	96				
	97				
	98				
	99				
	100				

Claim		Date			
Final	Original				
	101				
	102				
	103				
	104				
	105				
	106				
	107				
	108				
	109				
	110				
	111				
	112				
	113				
	114				
	115				
	116				
	117				
	118				
	119				
	120				
	121				
	122				
	123				
	124				
	125				
	126				
	127				
	128				
	129				
	130				
	131				
	132				
	133				
	134				
	135				
	136				
	137				
	138				
	139				
	140				
	141				
	142				
	143				
	144				
	145				
	146				
	147				
	148				
	149				
	150				



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 3641

SERIAL NUMBER 10/530,267	FILING OR 371(c) DATE 04/05/2005 RULE	CLASS 710	GROUP ART UNIT 2111	ATTORNEY DOCKET NO. NL 021031	
APPLICANTS Andrei Radulescu, Eindhoven, NETHERLANDS; Kees Gerard Willem Goossens, Eindhoven, NETHERLANDS; ** CONTINUING DATA ***** This application is a 371 of PCT/IB03/04414 10/07/2003 <i>✓ RP</i> ** FOREIGN APPLICATIONS ***** EUROPEAN PATENT OFFICE (EPO) 02079196.8 10/08/2002 <i>✓ RP</i>					
Foreign Priority claimed ☒ yes ☐ no 35 USC 119 (a-d) conditions ☒ yes ☐ no ☐ Met after Allowance Verified and Acknowledged <i>[Signature]</i> Examiner's Signature Initials		STATE OR COUNTRY NETHERLANDS	SHEETS DRAWING 1	TOTAL CLAIMS 7	INDEPENDENT CLAIMS 2
ADDRESS 24737					
TITLE Integrated circuit and method for establishing transactions					
FILING FEE RECEIVED 900	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		☐ All Fees ☐ 1.16 Fees (Filing) ☐ 1.17 Fees (Processing Ext. of time) ☐ 1.18 Fees (Issue) ☐ Other _____ ☐ Credit		

Search Notes

Application/Control No.

10/530,267

Examiner

Raymond Phan

Applicant(s)/Patent under
Reexamination

RADULESCU ET AL.

Art Unit

2111

SEARCHED

Class	Subclass	Date	Examiner
710	300-317, 8-19, 58-61	2/11/2007	RP
709	201-203	2/13/2007	RP
709	310-317	2/14/2007	RP

INTERFERENCE SEARCHED

Class	Subclass	Date	Examiner

**SEARCH NOTES
(INCLUDING SEARCH STRATEGY)**

	DATE	EXMR
EAST	2/20/2007	RP

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	2	"20050149314"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:31
S2	3717	communication same channel same propert\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:32
S3	625	network\$ same S2	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:32
S4	240	(communication adj3 channel) near5 propert\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:42
S5	31	network\$ same S4	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:38
S6	16220	communication adj2 manag\$6	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:38
S7	20053	resource adj2 manag\$6	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:38
S8	445	S6 same S7	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:22
S9	25	channel same S8	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:59
S10	42	((request or response) adj3 channel) near5 propert\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:43
S11	13	router same S8	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:48

EAST Search History

S12	157	active same passive same (network adj2 interface)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:52
S13	2068942	propert\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:48
S14	3	propert\$3 same S12	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:49
S15	56	propert\$3 and S12	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:49
S16	140	active adj3 (network adj2 interface)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:54
S17	3	(passive adj2 port) same (active adj2 port) same (network adj2 interface)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:53
S18	11	S16 same channel	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:55
S19	31	request same response same S8	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 07:55
S20	13	propert\$3 same S8	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:24
S21	31	request same response same S8	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:24
S22	2	("4807188").PN.	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2006/09/18 08:27

EAST Search History

S23	2	("5807188").PN.	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2006/09/18 08:27
S24	3	("6807188").PN.	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2006/09/18 08:28
S25	2	("4807188").PN.	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2006/09/18 08:31
S26	3	propert\$3 same order\$3 same (flow adj control) same throughput same latency	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:32
S27	10	order\$3 same (flow adj control) same throughput same latency	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:32
S28	1588	connection adj2 propert\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:45
S29	0	consumer same S28 same network	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:45
S30	5	consumer same S28	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:46
S31	4	router same S28	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:46
S32	1374	aeth\$7	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:48
S33	0	S28 and S32	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:46

EAST Search History

S34	44	S32 and congest\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:47
S35	2	aethereal	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:50
S36	2	"20040049672"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 08:50
S37	2154	network adj2 chip	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 09:31
S38	14	S37 same (flow adj control)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 09:33
S39	0	network adj 'on' adj chip	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 09:31
S40	0	network adj 'on' adj2 chip	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 09:31
S41	31	S37 and noc	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 10:25
S42	7	"6397287"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 09:47
S43	2	"2003101307"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 09:48
S44	48	gemelli.inv.	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 09:48
S45	2	request and "5317568".pn.	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 10:06

EAST Search History

S46	1	channel and "5317568".pn.	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 10:13
S47	25	"710"/\$.ccls. and S8	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 10:18
S48	847	chip adj network	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 10:18
S49	11	propt\$3 same S48	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 10:21
S50	2	"20040088566"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 10:21
S51	3717	communication same channel same propt\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 10:25
S52	29	communication same channel same (connection near2 propt\$3)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 10:55
S53	58	communication same (connection adj2 propt\$3)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:17
S54	54	desir\$3 same establish\$3 same (connection near3 channel)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:18
S55	1	S54 and "710"/\$.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:18
S56	4772	establish\$3 same (connection near3 channel)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:18
S57	147	S56 and "710"/\$.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:18

EAST Search History

S58	532	establish\$3 same (connection near3 channel) same available	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:21
S59	16	S58 and "710"/\$.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:19
S60	27	establish\$3 same (connection near3 channel) same propert\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:21
S61	123	S8 and "709"/\$.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 11:33
S62	2	("6799208").PN.	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2006/09/18 11:23
S63	24	S8 and "1394"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 12:03
S64	2	adjust\$3 same bandwidth same channel same "1394"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 12:04
S65	3	adjust\$3 same bandwidth same "1394"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 12:04
S66	17573	adjust\$3 same bandwidth	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 12:04
S67	3050	adjust\$3 same bandwidth same channel	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 12:04
S68	69	(adjust\$3 same bandwidth same channel) and "1394"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/09/18 12:04
S69	2	(network adj2 chip) same drop\$4 same exchang\$4	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/12/18 15:08

EAST Search History

S70	7	(network adj2 chip) same message same exchange\$4	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/12/18 15:09
S71	2259	(network adj2 chip)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/12/18 15:10
S72	17	S71 same outgoing	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/12/18 15:09
S73	35	(network adj2 chip) and noc	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/12/18 15:11
S74	30	(network adj2 chip) same noc	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/12/18 15:16
S75	0	(network adj2 'on' adj2 chip)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2006/12/18 15:16
S76	89	connection same propert\$3 same request same channel	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 12:42
S77	56	connection same header same initiator same target	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 12:44
S78	79	connection same establish\$6 same initiator same target same request	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 12:51
S79	2	("6629166").PN.	US-PGPUB; USPAT; USOCR; DERWENT	OR	OFF	2007/02/13 12:48
S80	327	connection same establish\$6 same request same resource same bandwidth	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 12:52

EAST Search History


S81	8	"710"/\$.ccls. and S80	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 12:52
S82	41	connection same establish\$6 same request same resource same propt\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 12:55
S83	0	connection same "1394" same request same resource same propt\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 12:55
S84	1	connection same "1394" same request same propt\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 12:56
S85	19	connection same "1394" same propt\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:04
S86	3	connection same "1394" same bandwidth same reservation	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:05
S87	7	request same "1394" same bandwidth same reservation	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:06
S88	1	request same "1394" same bandwidth same utilization	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:06
S89	104	request same "1394" same bandwidth	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:11
S90	977	request same connection same propt\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:12

EAST Search History

S91	116	request same connection same propert\$3 same (bandwidth or buffer or usage)	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:12
S92	13041	request\$3 same connection same (close or creat\$3 or multicast or throughput)	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 13:38
S93	18	S92 same "1394"	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 13:41
S94	417	plug same "1394" same connection	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 13:41
S95	17	plug same "1394" same connection same request	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 13:42
S96	2	S95 and (communication same manager same resource)	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 13:43
S97	3	S95 and (communication same manager) and (resource same manager)	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 13:44
S98	5882	connections same manager	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 13:44
S99	19043	connections same manager	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:44
S10 0	938	connection same manager same resource same communication	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:45

EAST Search History

S10 1	342	S100 same request\$3	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 13:45
S10 2	22	"710"/\$.ccls. and S101	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 14:08
S10 3	3	"20050017980"	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	ON	2007/02/13 14:09
S10 4	6	((("5553249") or ("6874055") or ("6862647")).PN.	US-PGPUB; USPAT; USOCR; DERWENT	OR	OFF	2007/02/13 14:10
S10 5	2	"20040073697"	US-PGPUB; USPAT; USOCR; EPO; DERWENT	OR	OFF	2007/02/13 14:10



IFW 2111

INFORMATION DISCLOSURE STATEMENT TRANSMITTAL

Application Number	10/530,267
Filing Date	April 5, 2005
First Named Inventor	Andrei Radulescu
Group Art Unit	2111
Examiner Name	
Attorney Docket Number	NL 021031

To Commissioner For Patents

Enclosed herewith is a Form PTO-1449, any required copies of documents listed thereon, and any concise explanation of their relevance is indicated below per 37 CFR 1.97.


☒ Please charge any required fee under §1.17(i) or §1.17(p) or any other required fee (except the issue fee) to Account No. 14-1270.

- ☐ I certify that these documents were first cited in any communication from a foreign Patent Office in a counterpart foreign application not more than three (3) months ago.
- ☐ I certify that none of these documents were cited in any communication from a foreign Patent Office in a counterpart foreign application, and, to the knowledge of the undersigned after making reasonable inquiry, none of these documents was known to any individual designated in §1.56(c) more than three (3) months ago.
☐ Applicant hereby petitions under §1.97(d) that this IDS be considered after final Action or Notice of Allowance, pays the fee under §1.17(p) as indicated below, and I certify 1. or 2. as indicated above.
☐ A fee under §1.17(p) is not required under §1.97(c), after the first Action on the merits and more than (3) months after the date of application or RCE, because I certify 1. or 2. as indicated above.
☐ A copy of the citations is not required because they were previously submitted or cited in the parent application (or in U.S. patent application Ser. No. _____ Filing Date _____ relied on for an earlier effective filing date under 35 U.S.C. 120).
☐ A copy of the U.S. patent(s) and patent application publication(s) in all U.S. national patent applications filed after June 30, 2003, and in all international applications that have entered the national stage under 35 USC § 371 after June 30, 2003 under 37 CFR 1.491(b), are not required.
☐ A concise explanation of the relevance of each non-English document, as understood by the individual designated in §1.56(c) most knowledgeable about the contents, is enclosed per §1.98(a)(3).


The concise explanation of the relevance of any non-English document, as understood by the individual designated in §1.56(c) most knowledgeable about the contents, is that the document is/was:


- ☐ cited in the specification or considered in drafting the specification of this application;
- ☐ previously submitted or cited in the parent application (or in a related patent application Ser. No. _____ Filing Date: _____);
- ☒ cited as an "X", "Y" or "A" document in a foreign Patent Office search report in a foreign counterpart application, a copy of which report is also enclosed.

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED

Name (Print Type)	David Barnes	Registration No. (Attorney/Agent)	47,707
Signature		Date	11-7-05

CERTIFICATE OF MAILING OR TRANSMISSION

I hereby certify that this is being deposited with the U.S. Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner For Patents, P.O. BOX 1450 Alexandria, VA 22313-1450, or facsimile transmitted to the U.S. Patent and Trademark Office tel. # _____ on the date below:			
Name (Print Type)	EDNA CHAPA		
Signature		Date	11/7/05



PTO/SB/088 (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(Use as many sheets as necessary)

Sheet

1

of

1

Complete if Known

Application Number 10/530,267

Filing Date April 5, 2005

First Named Inventor Andrei Radulescu

Art Unit 2111

Examiner Name

Attorney Docket Number NL 021031

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
	1	KUMAR ET AL; "A NETWORK ON CHIP ARCHITECTURE AND DESIGN METHODOLOGY", VLSI ON ANNUAL SYMPOSIUM, IEEE COMPUTER SOCIETY ISVLSI 2002 PITTSBURGH, PA, 04/25/2002,	
		LOS ALAMITOS, CA.; PAGES 117-124, XP002263346.	

Examiner Signature	Date Considered
-----------------------	--------------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

U.S. APPLICATION NUMBER NO.	FIRST NAMED APPLICANT	ATTY. DOCKET NO.
10/530,267	Andrei Radulescu	NL 021031

INTERNATIONAL APPLICATION NO.	
PCT/IB03/04414	
I.A. FILING DATE	PRIORITY DATE
10/07/2003	10/08/2002

24737
PHILIPS INTELLECTUAL PROPERTY & STANDARDS
P.O. BOX 3001
BRIARCLIFF MANOR, NY 10510

CONFIRMATION NO. 3641
371 ACCEPTANCE LETTER



OC000000016932446

Date Mailed: 10/21/2005

NOTICE OF ACCEPTANCE OF APPLICATION UNDER 35 U.S.C 371 AND 37 CFR 1.495

The applicant is hereby advised that the United States Patent and Trademark Office in its capacity as a Designated / Elected Office (37 CFR 1.495), has determined that the above identified international application has met the requirements of 35 U.S.C. 371, and is ACCEPTED for national patentability examination in the United States Patent and Trademark Office.

The United States Application Number assigned to the application is shown above and the relevant dates are:

<u>04/05/2005</u>	<u>04/08/2005</u>
DATE OF RECEIPT OF 35 U.S.C. 371(c)(1), (c)(2) and (c)(4) REQUIREMENTS	DATE OF COMPLETION OF ALL 35 U.S.C. 371 REQUIREMENTS

A Filing Receipt (PTO-103X) will be issued for the present application in due course. **THE DATE APPEARING ON THE FILING RECEIPT AS THE " FILING DATE" IS THE DATE ON WHICH THE LAST OF THE 35 U.S.C. 371 (c)(1), (c)(2) and (c)(4) REQUIREMENTS HAS BEEN RECEIVED IN THE OFFICE. THIS DATE IS SHOWN ABOVE.** The filing date of the above identified application is the international filing date of the international application (Article 11(3) and 35 U.S.C. 363). Once the Filing Receipt has been received, send all correspondence to the Group Art Unit designated thereon.

The following items have been received:

- Copy of the International Application filed on 04/05/2005
- Copy of the International Search Report filed on 04/05/2005
- Copy of IPE Report filed on 04/05/2005
- Preliminary Amendments filed on 04/05/2005
- Oath or Declaration filed on 04/05/2005
- Copy of references cited in ISR filed on 04/05/2005
- U.S. Basic National Fees filed on 04/05/2005
- Assignment filed on 04/05/2005
- Priority Documents filed on 04/05/2005

BEST AVAILABLE COPY

Applicant is reminded that any communications to the United States Patent and Trademark Office must be mailed to the address given in the heading and include the U.S. application no. shown above (37 CFR 1.5)

MAMIE P PERSON
Telephone: (703) 308-9140 EXT 227

PART 3 - OFFICE COPY

FORM PCT/DO/EO/903 (371 Acceptance Notice)

BEST AVAILABLE COPY

JC03 Rec'd PCT/PTO 05 APR 2005

FORM PTO-1390 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTORNEY'S DOCKET NO. NL 021031
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371		U.S. Application No. (if known, see 37 CFR 1.5) 10/530267
INTERNATIONAL APPLICATION NO. PCT/IB2003/004414	INTERNATIONAL FILING DATE October 7, 2003	PRIORITY DATE CLAIMED October 8, 2002
TITLE OF INVENTION INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING TRANSACTIONS		
APPLICANT(S) FOR DO/EO/US Andrei RADULESCU; Kees Gerard Willem GOOSSENS		
Applicant(s) herewith submit to the United States Designated/Elected Office (DO/EO/US) the following items and other information:		
<p>1. ☒ This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.</p> <p>2. ☐ This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.</p> <p>3. ☐ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).</p> <p>4. ☐ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.</p> <p>5. ☒ copy of the International Application as filed (35 U.S.C. 371 (c)(2)) a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau). b. ☒ has been transmitted by the International Bureau. c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).</p> <p>6. ☐ A translation of the International Application into English (35 U.S.C. 371(c)(2))</p> <p>7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)) a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau). b. ☐ have been transmitted by the International Bureau. c. ☐ have not been made; however, the time limit for making such amendments has NOT expired. d. ☒ have not been made and will not be made.</p> <p>8. ☐ A translation of the amendment to the claims under PCT Article 19 (35 U.S.C. 371 (c)(3)).</p> <p>9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).</p> <p>10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).</p> <p>Items 11. to 16. below concern document(s) or information included:</p> <p>11. ☐ An Information Disclosure Statement under 37 C.F.R. 1.97 and 1.98.</p> <p>12. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 C.F.R. 3.28 and 3.31 is included.</p> <p>13. ☒ A FIRST preliminary amendment. ☐ A SECOND OR SUBSEQUENT preliminary amendment.</p> <p>14. ☐ A substitute specification.</p> <p>15. ☐ A change of power of attorney and/or address letter.</p> <p>16. ☒ Other items or information: ☒ Power of Attorney to Prosecute Application Before the USPTO [PTO/SB/80] ☒ Statement under 37 CFR 3.73(b) [PTO/SB/96] ☒ Authorization Pursuant to 37 CFR § 1.136(a)(3) and to Charge Deposit Account</p>		

CERTIFICATE OF MAILING


☒ Express Mail Mailing Label No. **EV664852308-US**
Date of Deposit **4-5-05**

I hereby certify that this paper and fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Jeanne Rusciano
Typed Name

Jeanne Rusciano
Signature

The PTO did not receive the following
listed item(s) page 8 of specification

U.S. APPLICATION NO. (If known, give 37 C.F.R. 1.5) 10/530267		INTERNATIONAL APPLICATION NO. PCT /IB2003/04414		ATTORNEY'S DOCKET NUMBER NL 021031	
17 [X] The following fees are submitted: BASIC NATIONAL FEE (37 C.F.R. 1.492(A)(1)-(5)): Search Report has been prepared by the EPO or JPO \$1000.00 International preliminary examination fee paid to USPTO (37 C.F.R. 1.482) \$ 690.00 No international preliminary examination fee paid to USPTO (37 C.F.R. 1.482) but international search fee paid to USPTO (37 C.F.R. 1.445(a)(2)) \$ 750.00 Neither international preliminary examination fee (37 C.F.R. 1.482) nor international search fee (37 C.F.R. 1.445(a)(2)) paid to USPTO \$ 970.00 International preliminary examination fee paid to USPTO (37 C.F.R. 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4) \$ 96.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$ 1000.00				CALCULATIONS (PTO USE ONLY)	
Surcharge of \$130.00 for furnishing the oath or declaration later than [] 20 [] 30 months from the earliest claimed priority date (37 C.F.R. 1.492(e)).				\$	
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE		
Total Claims	7 - 20 =	0	X \$ 50.00	\$ 0.00	
Independent claims	2 - 3 =	0	X \$ 200.00	\$ 0.00	
MULTIPLE DEPENDENT CLAIMS (if applicable)			+ \$ 360.00	\$ 0.00	
TOTAL OF ABOVE CALCULATIONS =				\$ 0.00	
Reductions by 1/2 for filing by small entity, if applicable. Verified Small Entity Statement must also be filed (Note 37 C.F.R. 1.9, 1.27, 1.28)				\$	
SUBTOTAL =				\$ 1000.00	
Processing fee of \$130.00 for furnishing the English translation later than [] 20 [] 30 months from the earliest claimed priority date (37 C.F.R. 1.492(f)).				\$	
TOTAL NATIONAL FEE =				\$ 1000.00	
Fee for recording the enclosed assignment (37 C.F.R. 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 C.F.R. 3.28, 3.31). \$40.00 per property				\$ 40.00	
TOTAL FEES ENCLOSED =				\$ 1040.00	
				Amount to be Refunded	\$
				Charged	\$
a. [] A check in the amount \$_____ to cover the above fees is enclosed. b. [X] Please charge my Deposit Account No. <u>14-1270</u> in the amount of \$ <u>1040.00</u> to cover the above fees. A duplicate copy of this sheet is enclosed. c. [X] The Commissioner is hereby authorized to charge any additional fee, with the exception of the Base Issue Fee, which may be required, or credit any overpayment to Deposit Account No. <u>14-1270</u> . A duplicate copy of this sheet is enclosed. NOTE: Where an appropriate time limit under 37 C.F.R. 1.494 or 1.495 has not been met, a petition to revive (37 C.F.R. 1.137(a) or (b)) must be filed and granted to restore the application to pending status. <div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> SEND ALL CORRESPONDENCE TO: Corporate Patent Counsel Philips Electronics North America Corporation P.O. Box 3001 Briarcliff Manor, NY 10510 </div> <div style="width: 45%; text-align: center;">  (SIGNATURE) David Barnes (NAME) 47,407 (REGISTRATION NUMBER) </div> </div>					

C:\JRI\FORMS\pctcov.wp.doc

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

ANDREI RADULESCU et al.

NL 021031

Serial No.

Group Art Unit

Filed: CONCURRENTLY

Ex.

INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING TRANSACTIONS

Commissioner for Patents
Alexandria, VA 22313-1450

AUTHORIZATION PURSUANT TO 37 CFR §1.136(a)(3)
AND TO CHARGE DEPOSIT ACCOUNT


Sir:

The Commissioner is hereby requested and authorized to treat any concurrent or future reply in this application requiring a petition for extension of time for its timely submission, as incorporating a petition for extension of time for the appropriate length of time.

Please charge any additional fees which may now or in the future be required in this application, including extension of time fees, but excluding the issue fee unless explicitly requested to do so, and credit any overpayment, to Deposit Account No. 14-1270.

Respectfully submitted,

By


David Barnes, Reg. 47,407

Attorney

(914) 333-9693

Integrated circuit and method for establishing transactions

FIELD OF THE INVENTION

The invention relates to an integrated circuit having a plurality of processing modules and a network arranged for providing connections between processing modules and a method for exchanging messages in such an integrated circuit.

5 BACKGROUND OF THE INVENTION

Systems on silicon show a continuous increase in complexity due to the ever increasing need for implementing new features and improvements of existing functions. This is enabled by the increasing density with which components can be integrated on an integrated circuit. At the same time the clock speed at which circuits are operated tends to
10 increase too. The higher clock speed in combination with the increased density of components has reduced the area which can operate synchronously within the same clock domain. This has created the need for a modular approach. According to such an approach the processing system comprises a plurality of relatively independent, complex modules. In conventional processing systems the systems modules usually communicate to each other via
15 a bus. As the number of modules increases however, this way of communication is no longer practical for the following reasons. On the one hand the large number of modules forms a too high bus load. On the other hand the bus forms a communication bottleneck as it enables only one device to send data to the bus. A communication network forms an effective way to overcome these disadvantages.

20 Networks on chip (NoC) have received considerable attention recently as a solution to the interconnect problem in highly-complex chips. The reason is twofold. First, NoCs help resolve the electrical problems in new deep-submicron technologies, as they structure and manage global wires. At the same time they share wires, lowering their number and increasing their utilization. NoCs can also be energy efficient and reliable and are
25 scalable compared to buses. Second, NoCs also decouple computation from communication, which is essential in managing the design of billion-transistor chips. NoCs achieve this decoupling because they are traditionally designed using protocol stacks, which provide well-defined interfaces separating communication service usage from service implementation.

CONFIRMATION COPY

Using networks for on-chip communication when designing systems on chip (SoC), however, raises a number of new issues that must be taken into account. This is because, in contrast to existing on-chip interconnects (e.g., buses, switches, or point-to-point wires), where the communicating modules are directly connected, in a NoC the modules
5 communicate remotely via network nodes. As a result, interconnect arbitration changes from centralized to distributed, and issues like out-of order transactions, higher latencies, and end-to-end flow control must be handled either by the intellectual property block (IP) or by the network.

Most of these topics have been already the subject of research in the field of
10 local and wide area networks (computer networks) and as an interconnect for parallel machine interconnect networks. Both are very much related to on-chip networks, and many of the results in those fields are also applicable on chip. However, NoC's premises are different from off-chip networks, and, therefore, most of the network design choices must be reevaluated. On-chip networks have different properties (e.g., tighter link synchronization)
15 and constraints (e.g., higher memory cost) leading to different design choices, which ultimately affect the network services.

NoCs differ from off-chip networks mainly in their constraints and synchronization. Typically, resource constraints are tighter on chip than off chip. Storage (i.e., memory) and computation resources are relatively more expensive, whereas the number
20 of point-to-point links is larger on chip than off chip. Storage is expensive, because general-purpose on-chip memory, such as RAMs, occupy a large area. Having the memory distributed in the network components in relatively small sizes is even worse, as the overhead area in the memory then becomes dominant.

For on-chip networks computation too comes at a relatively high cost
25 compared to off-chip networks. An off-chip network interface usually contains a dedicated processor to implement the protocol stack up to network layer or even higher, to relieve the host processor from the communication processing. Including a dedicated processor in a network interface is not feasible on chip, as the size of the network interface will become comparable to or larger than the IP to be connected to the network. Moreover, running the
30 protocol stack on the IP itself may also be not feasible, because often these IPs have one dedicated function only, and do not have the capabilities to run a network protocol stack.

The number of wires and pins to connect network components is an order of magnitude larger on chip than off chip. If they are not used massively for other purposes than

NoC communication, they allow wide point-to-point interconnects (e.g., 300-bit links). This is not possible off-chip, where links are relatively narrower: 8-16 bits.

On-chip wires are also relatively shorter than off chip allowing a much tighter synchronization than off chip. This allows a reduction in the buffer space in the routers because the communication can be done at a smaller granularity. In the current semiconductor technologies, wires are also fast and reliable, which allows simpler link-layer protocols (e.g., no need for error correction, or retransmission). This also compensates for the lack of memory and computational resources.

Reliable communication: A consequence of the tight on-chip resource constraints is that the network components (i.e., routers and network interfaces) must be fairly simple to minimize computation and memory requirements. Luckily, on-chip wires provide a reliable communication medium, which can help to avoid the considerable overhead incurred by off-chip networks for providing reliable communication. Data integrity can be provided at low cost at the data link layer. However, data loss also depends on the network architecture, as in most computer networks data is simply dropped if congestion occurs in the network.

Deadlock: Computer network topologies have generally an irregular (possibly dynamic) structure, which can introduce buffer cycles. Deadlock can also be avoided, for example, by introducing constraints either in the topology or routing. Fat-tree topologies have already been considered for NoCs, where deadlock is avoided by bouncing back packets in the network in case of buffer overflow. Tile-based approaches to system design use mesh or torus network topologies, where deadlock can be avoided using, for example, a turn-model routing algorithm. Deadlock is mainly caused by cycles in the buffers. To avoid deadlock, routing must be cycle-free, because of its lower cost in achieving reliable communication. A second cause of deadlock are atomic chains of transactions. The reason is that while a module is locked, the queues storing transactions may get filled with transactions outside the atomic transaction chain, blocking the access of the transaction in the chain to reach the locked module. If atomic transaction chains must be implemented (to be compatible with processors allowing this, such as MIPS), the network nodes should be able to filter the transactions in the atomic chain.

Data ordering: In a network, data sent from a source to a destination may arrive out of order due to reordering in network nodes, following different routes, or retransmission after dropping. For off-chip networks out-of-order data delivery is typical. However, for NoCs where no data is dropped, data can be forced to follow the same path

between a source and a destination (deterministic routing) with no reordering. This in-order data transportation requires less buffer space, and reordering modules are no longer necessary.

Network flow control and buffering strategy: Network flow control and buffering strategy have a direct impact on the memory utilization in the network. Wormhole routing requires only a flit buffer (per queue) in the router, whereas store-and-forward and virtual-cut-through routing require at least the buffer space to accommodate a packet. Consequently, on chip, wormhole routing may be preferred over virtual-cut-through or store-and-forward routing. Similarly, input queuing may be a lower memory-cost alternative to virtual-output-queuing or output-queuing buffering strategies, because it has fewer queues. Dedicated (lower cost) FIFO memory structures also enable on-chip usage of virtual-cut-through routing or virtual output queuing for a better performance. However, using virtual-cut-through routing and virtual output queuing at the same time is still too costly.

Time-related guarantees: Off-chip networks typically use packet switching and offer best-effort services. Contention can occur at each network node, making latency guarantees very hard to offer. Throughput guarantees can still be offered using schemes such as rate-based switching or deadline-based packet switching, but with high buffering costs. An alternative to provide such time-related guarantees is to use time-division multiple access (TDMA) circuits, where every circuit is dedicated to a network connection. Circuits provide guarantees at a relatively low memory and computation cost. Network resource utilization is increased when the network architecture allows any left-over guaranteed bandwidth to be used by best-effort communication.

Introducing networks as on-chip interconnects radically changes the communication when compared to direct interconnects, such as buses or switches. This is because of the multi-hop nature of a network, where communication modules are not directly connected, but separated by one or more network nodes. This is in contrast with the prevalent existing interconnects (i.e., buses) where modules are directly connected. The implications of this change reside in the arbitration (which must change from centralized to distributed), and in the communication properties (e.g., ordering, or flow control).

An outline the differences of NoCs and buses will be given below. We refer mainly to buses as direct interconnects, because currently they are the most used on-chip interconnect. Most of the bus characteristics also hold for other direct interconnects (e.g., switches). Multilevel buses are a hybrid between buses and NoCs. For our purposes, depending on the functionality of the bridges, multilevel buses either behave like simple

buses or like NoCs. The programming model of a bus typically consists of load and store operations which are implemented as a sequence of primitive bus transactions. Bus interfaces typically have dedicated groups of wires for command, address, write data, and read data. A bus is a resource shared by multiple IPs. Therefore, before using it, IPs must go through an arbitration phase, where they request access to the bus, and block until the bus is granted to them.

A bus transaction involves a request and possibly a response. Modules issuing requests are called masters, and those serving requests are called slaves. If there is a single arbitration for a pair of request-response, the bus is called non-split. In this case, the bus remains allocated to the master of the transaction until the response is delivered, even when this takes a long time. Alternatively, in a split bus, the bus is released after the request to allow transactions from different masters to be initiated. However, a new arbitration must be performed for the response such that the slave can access the bus.

For both split and non-split buses, both communication parties have direct and immediate access to the status of the transaction. In contrast, network transactions are one-way transfers from an output buffer at the source to an input buffer at the destination that causes some action at the destination, the occurrence of which is not visible at the source. The effects of a network transaction are observable only through additional transactions. A request-response type of operation is still possible, but requires at least two distinct network transactions. Thus, a bus-like transaction in a NoC will essentially be a split transaction.

Transaction Ordering: Traditionally, on a bus all transactions are ordered (cf. Peripheral VCI, AMBA, or CoreConnect PLB and OPB. This is possible at a low cost, because the interconnect, being a direct link between the communicating parties, does not reorder data. However, on a split bus, a total ordering of transactions on a single master may still cause performance penalties, when slaves respond at different speeds. To solve this problem, recent extensions to bus protocols allow transactions to be performed on connections. Ordering of transactions within a connection is still preserved, but between connections there are no ordering constraints (e.g., OCP, or Basic VCI). A few of the bus protocols allow out-of-order responses per connection in their advanced modes (e.g., Advanced VCI), but both requests and responses arrive at the destination in the same order as they were sent.

In a NoC, ordering becomes weaker. Global ordering can only be provided at a very high cost due to the conflict between the distributed nature of the networks, and the requirement of a centralized arbitration necessary for global ordering. Even local ordering,

between a source-destination pair, may be costly. Data may arrive out of order if it is transported over multiple routes. In such cases, to still achieve an in-order delivery, data must be labeled with sequence numbers and reordered at the destination before being delivered. The communication network comprises a plurality of partly connected nodes.

- 5 Messages from a module are redirected by the nodes to one or more other nodes. To that end the message comprises first information indicative for the location of the addressed module(s) within the network. The message may further include second information indicative for a particular location within the module, such as a memory, or a register address. The second information may invoke a particular response of the addressed module.

- 10 Atomic Chains of Transactions: An atomic chain of transactions is a sequence of transactions initiated by a single master that is executed on a single slave exclusively. That is, other masters are denied access to that slave, once the first transaction in the chain claimed it. This mechanism is widely used to implement synchronization mechanisms between master modules (e.g., semaphores). On a bus, atomic operations can easily be
15 implemented, as the central arbiter will either (a) lock the bus for exclusive use by the master requesting the atomic chain, or (b) know not to grant access to a locked slave. In the former case, the time resources are locked is shorter because once a master has been granted access to a bus, it can quickly perform all the transactions in the chain (no arbitration delay is required for the subsequent transactions in the chain). Consequently, the locked slave and the
20 bus can be opened up again in a short time. This approach is used in AMBA and CoreConnect. In the latter case, the bus is not locked, and can still be used by other modules, however, at the price of a longer locking time of the slave. This approach is used in VCI and OCP.

- In a NoC, where the arbitration is distributed, masters do not know that a slave
25 is locked. Therefore, transactions to a locked slave may still be initiated, even though the locked slave cannot accept them. Consequently, to prevent deadlock, these other transactions in the atomic chain must be able to bypass them to be served. Moreover, the time a module is locked is much longer in case of NoCs, because of the higher latency per transaction.

- Media Arbitration: An important difference between buses and NoCs is in the
30 medium arbitration scheme. In a bus, master modules request access to the interconnect, and the arbiter grants the access for the whole interconnect at once. Arbitration is centralized as there is only one arbiter component, and global as all the requests as well as the state of the interconnect are visible to the arbiter. Moreover, when a grant is given, the complete path from the source to the destination is exclusively reserved. In a non-split bus, arbitration takes

place once when a transaction is initiated. As a result, the bus is granted for both request and response. In a split bus, requests and responses are arbitrated separately.

In a NoC arbitration is also necessary, as it is a shared interconnect. However, in contrast to buses, the arbitration is distributed, because it is performed in every router, and is based only on local information. Arbitration of the communication resources (links, buffers) is performed incrementally as the request or response advances .

Destination Name and Routing: For a bus, the command, address, and data are broadcasted on the interconnect. They arrive at every destination, of which one activates based on the broadcasted address, and executes the requested command. This is possible because all modules are directly connected to the same bus. In a NoC, it is not feasible to broadcast information to all destinations, because it must be copied to all routers and network interfaces. This floods the network with data. The address is better decoded at the source to find a route to the destination module. A transaction address will therefore have two parts: (a) a destination identifier, and (b) an internal address at the destination.

Latency: Transaction latency is caused by two factors: (a) the access time to the bus, which is the time until the bus is granted, and (b) the latency introduced by the interconnect to transfer the data. For a bus, where the arbitration is centralized the access time is proportional to the number of masters connected to the bus. The transfer latency itself typically is constant and relatively fast, because the modules are linked directly. However, the speed of transfer is limited by the bus speed, which is relatively low.

In a NoC, arbitration is performed at each router for the following link. The access time per router is small. Both end-to-end access time and transport time increase proportionally to the number of hops between master and slave. However, network links are unidirectional and point to point, and hence can run at higher frequencies than buses, thus lowering the latency. From a latency prospective, using a bus or a network is a trade off between the number of modules connected to the interconnect (which affects access time), the speed of the interconnect, and the network topology.

Data Format: In most modern bus interfaces the data format is defined by separate wire groups for the transaction type, address, write data, read data, and return acknowledgments/ errors (e.g., VCI, OCP, AMBA, or CoreConnect). This is used to pipeline transactions. For example, concurrently with sending the address of a read transaction, the data of a previous write transaction can be sent, and the data from an even earlier read transaction can be received. Moreover, having dedicated wire groups simplifies the transaction decoding; there is no need for a mechanism to select between different kinds of

only send data when it has enough credits for the destination slave(s). The slaves grant credits to the master when they consume data.

SUMMARY OF THE INVENTION

5 It is an object of the invention to provide an integrated circuit and a method for exchanging messages in an integrated circuit with a more effective usage of the properties of the network.

 This object is achieved by an integrated circuit according to claim 1 and a method for exchanging messages according to claim 7.

10 Therefore, an integrated circuit comprising a plurality of processing modules M; I; S; T and a network N; RN arranged for providing at least one connection between a first and at least one second module is provided. Said connections comprises a set of communication channels each having a set of connection properties. Said connection supports transactions comprising outgoing messages from the first module to the second
15 module and return messages from the second module to the first module. The connection properties of the different communication channels of said connection can be adjusted independently.

 Therefore, the utilization of the resources of a network on chip is more efficient, since the connection between modules can be efficiently adapted to their actual
20 requirement, such that the connection is not over dimensioned and unused network resources can be assigned to other connections.

 The invention is based on the idea to allow connection channels of a connection with different connection properties.

 According to an aspect of the invention, said integrated circuit comprises at
25 least one communication managing means CM for managing the communication between different modules; and at least one resource managing means RM for managing the resources of the network N.

 According to a further aspect of the invention, said first module M; I issues a request for a connection to at least one of said second modules to said communication
30 managing means CM. Said communication managing means CM forwards the request for a connection with communication channels each having a specific set of connection properties to said resource managing means (RM). Said resource managing means RM determines whether the requested connection based on said communication channels with said specific connection properties is available, and responds the availability of the requested connection

to said communication managing means CM. A connection between the first and second module is established based on the available properties or available network resources required to implement the properties of said communication channels of said connection.

According to a still further aspect of the invention, said communication
5 managing means CM rejects establishing a connection based on the available connection properties when the available connection properties are not sufficient to perform the requested connection between said first and second module. The connection properties require that some network resources are implemented, e.g. a throughput requires slot reservation and flow control requires buffering. Therefore, a connection requiring some
10 properties is opened or not depending on the availability of these resources. Accordingly, the communication manager CM has some control over the minimum requirements for a connection.

According to a further aspect of the invention, said communication managing means CM issues a request to reset the connection between said first and second module,
15 when said modules have successfully performed their transactions, so that the network resources can be used again for other connections.

According to still a further aspect of the invention, said integrated circuit comprises at least one network interface means NI, associated to each of said modules, for managing the communication between said modules and said network N. Hence, the modules
20 can be designed independent from the network and can therefore be re-used.

The invention also relates to a method for exchanging messages in an integrated circuit comprising a plurality of modules as described above. The messages between the modules are exchanged over connections via a network. Said connections comprises a set of communication channels each having a set of connection properties. Said
25 connection through the network supports transactions comprising outgoing messages from the first module to the second module and return messages from the second module to the first module. The network manages the outgoing messages in a way different from the return messages, i.e. the connection channels can be configured independently.

Further aspects of the invention are described in the dependent claims.
30 These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiment(s) described hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a System on chip according to a first embodiment,

port) through which the modules communicate with the router network RN or other modules via the router network RN. The network interface has one or more ports where modules can be connected. Two different type of ports are available, namely the active network interface port ANIP, which is connected to masters and the passive network interface port PNIP, which is connected to slave. The communication between the initiator module I and the target module T is based on request-response transactions, where the master, i.e. the initiator module I, initiates a transaction by placing a request, possibly with some data or required connection properties. The request REQ is delivered to the slave, i.e. the target module T, via the active network interface port ANIP, the network RN and the passive network interface port PNIP. The request is executed by the target module T and data is returned as a response RESP if necessary or required. This response RESP may include data and/or acknowledgement for the master or initiator module I.

The modules as described in Fig. 1 and 2 can be so-called intellectual property blocks IPs (computation elements, memories or a subsystem which may internally contain interconnect modules) that interact with network at said network interfaces NI. NIs provide NI ports NIP through which the communication services are accessed. A NI can have several NIPs to which one or more IPs can be connected. Similarly, an IP can be connected to more than one NI and NIP.

The communication over the network is performed by the network interfaces on connections. Connections are introduced to describe and identify communication with different properties, such as guaranteed throughput, bounded latency and jitter, ordered delivery, or flow control. For example, to distinguish and independently guarantee communication of 1Mbps and 25Mbps, two connections can be used. Two NIPs can be connected by multiple connections, possibly with different properties. Connections as defined here are similar to the concept of threads and connections from OCP and VCI. Where in OCP and VCI connections are used only to relax transaction ordering, we generalize from only the ordering property to include among others configuration of buffering and flow control, guaranteed throughput, and bounded latency per connection.

Fig. 3 shows a system on chip according to a third embodiment. The system of the third embodiment is based on the system according to the second embodiment and additionally comprises a communication manager CM and a resource manager RM. Here, the communication manager CM and the resource manager RM are arranged in the router network RN, but they can also be arranged in one or some of the network interfaces NI.

If the initiator module I needs to read or to write data from/to the target module T, a request REQ for a connection with the target module T is issued. This request REQ is sent to a request port of the active network interface ports ANIP of the network interface associated to said initiator I. This request can contain information regarding an identification of at least one target module, i.e. a target ID, as well regarding the properties of the connection between the initiator module I and the target module T. The properties of the connection between the two modules may depend on the direction, i.e. the properties of the request channel can be different of the properties of the response channel.

The communication manager CM requests a connection with a set of properties between two modules from the resource manager RM, after receiving the request REQ from the active network interface ports ANIP, i.e. the properties of a connection, e.g. throughput, flow control, are to be requested when asking for a connection setup. The resource manager RM allocates the necessary resources and enquires if such a connection based on these resources is possible. The properties require resources to be implemented (e.g., throughput requires slot reservations, flow control requires buffering). Therefore, a connection requiring some properties is opened or not depending on the availability of these resources. The availability of the connection properties correspond to the ability of the network to fulfill or provide the resources for the connection properties identified in the connection setup request. The allocation of the resources can be performed in two ways. First, the resource manager RM may contain a property table with entries for all the different properties of the channels and connections. Alternatively, one central property table can be provided containing all different properties of the network, i.e. the table can either be central or distributed.

After enquiring of the available connection properties, the resource manager RM reserves the available connection i.e. the required resources, and responds to the communication manager CM which connection is available, i.e. which connection properties or the required resources thereof are available for the desired channels. Optionally, the communication manager CM can accept the connection with the available properties, but on the other hand the communication manager CM may also refuse the offered connection if the available properties or the resources thereof are not acceptable. If the communication manager CM refuses the offered connection, it sends an error message to the initiator module I (i.e. via the ANIP) and requests the resource module RM to release the reservation of said connections. Otherwise, the resource manager RM sets the connection properties, and establishes a connection with accepted properties between said initiator and target modules. After said two modules I, T have performed the transactions as requested by the initiator

module, the communication manager CM issues a request to said resource manager RM to reset the connection or the connection properties.

The connections according to the embodiments of the invention must be first created or established with the desired properties before being used. This may result in
5 resource reservations inside the network (e.g., buffer space, or percentage of the link usage per time unit). If the requested resources are not available, the network RN will refuse the request. After usage, connections are closed, which leads to freeing the resources occupied by that connection.

To allow more flexibility in configuring connections, and, hence, better
10 resource allocation per connection, the outgoing and return parts of connections can be configured independently. For example, a different amount of buffer space can be allocated in the NIPs at the master and slaves, or different bandwidths can be reserved for requests and responses.

An example for the use of differential properties for the outgoing and return
15 parts is described as follows. Guaranteed-throughput connections can overbook resources in some cases. For example, when an ANIP opens a guaranteed-throughput read connection, it must reserve slots for the read command messages, and for the read data messages. The ratio between the two can be very large (e.g., 1:100), which leads either to a large number of slots, or bandwidth being wasted for the read command messages.

To solve this problem, the connection properties of the request and response
20 parts of a connection can be configured independently for all of throughput, latency and jitter. Consequently, the connection properties of request part of a connection can be best effort, while the connection properties of response can have guaranteed throughput (or vice versa). For the example mentioned above, we can use best effort read messages, and guaranteed-
25 throughput read-data messages. No global connection guarantees can be offered in this case, but the overall throughput can be higher and more stable than in the case of using only best-effort traffic.

A connection on which only read commands are executed for large blocks of data can be considered as further example. In such a case, if flow control is implemented, a
30 network interface PNIP associated to a slave S, T would require a small buffer, while the network interface ANIP associated to a master M, I would require a large buffer. In an alternative example a guaranteed throughput is required. Typically, a guaranteed throughput are provided by reserving fixed-sized slots from a slot table, where a bandwidth value is associated to each slot, so that the bandwidth values are summed if more slots are allocated.

In such a scheme there will be a minimum bandwidth that can be allocated. Therefore, allocating bandwidth only for read commands would be an inefficient use of the bandwidth as read commands would only use a small fraction. The return data responses would probably use enough bandwidth to justify the slow reservation. To prevent such an inefficient bandwidth utilization, the request part of the connection can be set up as best effort (i.e. no throughput guarantees) and guaranteed throughput only for the response part. Accordingly, no overall guarantees will be offered but for a reasonable loaded network, such a connection will still perform well. For a network with a low load this solution may be even faster as best-effort data can be transferred faster (e.g. there is no need to wait for the assigned bandwidth slot).

Depending on the requested services, the time to handle a connection (i.e., creating, closing, modifying services) can be short (e.g., creating/closing an unordered, lossy, best-effort connection) or significant (e.g., creating/closing a multicast guaranteed-throughput connection). Consequently, connections are assumed to be created, closed, or modified infrequently, coinciding e.g. with reconfiguration points, when the application requirements change.

Communication takes place on connections using transaction, consisting of a request and possibly a response. The request encodes an operation (e.g., read, write, flush, test and set, nop) and possibly carries outgoing data (e.g., for write commands). The response returns data as a result of a command (e.g., read) and/or an acknowledgment. Connections involve at least two NIPs. Transactions on a connection are always started at one and only one of the NIPs, called the connection's active NIP (ANIP). All the other NIPs of the connection are called passive NIPs (PNIP).

There can be multiple transactions active on a connection at a time, but more generally than for split buses. That is, transactions can be started at the ANIP of a connection while responses for earlier transactions are pending. If a connection has multiple slaves, multiple transactions can be initiated towards different slaves. Transactions are also pipelined between a single master-slave pair for both requests and responses. In principle, transactions can also be pipelined within a slave, if the slave allows this.

A transaction can be composed from the following messages:

- A command message (CMD) is sent by the ANIP, and describes the action to be executed at the slave connected to the PNIP. Examples of commands are read, write, test and set, and flush. Commands are the only messages that are compulsory in a transaction. For NIPs that allow only a single command with no parameters (e.g., fixed-size address-less

write), we assume the command message still exists, even if it is implicit (i.e., not explicitly sent by the IP).

- An out data message (OUTDATA) is sent by the ANIP following a command that requires data to be executed (e.g., write, multicast, and test-and-set).
- 5 - A return data message (RETDATA) is sent by a PNIP as a consequence of a transaction execution that produces data (e.g., read, and test-and-set).
- A completion acknowledgment message (RETSTAT) is an optional message which is returned by PNIP when a command has been completed. It may signal either a successful completion or an error. For transactions including both RETDATA and RETSTAT
- 10 the two messages can be combined in a single message for efficiency. However, conceptually, they exist both: RETSTAT to signal the presence of data or an error, and RETDATA to carry the data. In bus-based interfaces RETDATA and RETSTAT typically exist as two separate signals.

Messages composing a transaction are divided in outgoing messages, namely

15 CMD and OUTDATA, and response messages, namely RETDATA, RETSTAT. Within a transaction, CMD precedes all other messages, and RETDATA precedes RETSTAT if present. These rules apply both between master and ANIP, and PNIP and slave.

Connections can be classified as follows:

- A simple connection is a connection between one ANIP and one PNIP.
- 20 - A narrowcast connection is a connection between one ANIP and one or more PNIPs, in which each transaction that the ANIP initiates is executed by exactly one PNIP. An example of the narrowcast connection, where the ANIP performs transactions on an address space which is mapped on two memory modules. Depending on the transaction address, a transaction is executed on only one of these two memories.
- 25 - A multicast connection is a connection between one ANIP and one or more PNIPs, in which the sent messages are duplicated and each PNIP receives a copy of those messages. In a multicast connection no return messages are currently allowed, because of the large traffic they generate (i.e., one response per destination). It could also increase the complexity in the ANIP because individual responses from PNIPs must be merged into a
- 30 single response for the ANIP. This requires buffer space and/or additional computation for the merging itself.

Connecting properties that can be configured for a connection are as follows: guaranteed message integrity, guaranteed transaction completion, various transaction orderings, guaranteed throughput, bounded latency and jitter, and connection flow control.

Data integrity means that the content of messages is not changed (accidentally or not) during transport. We assume that data integrity is already solved at a lower layer in our network, namely at the link layer, because in current on-chip technologies data can be transported uncorrupted over links. Consequently, our network interface always guarantees that messages are delivered uncorrupted at the destination.

A transaction without a response (e.g. a posted write) is said to be complete when it has been executed by the slave. As there is no response message to the master, no guarantee regarding transaction completion can be given.

A transaction with a response (e.g. an acknowledged write) is said to be complete when a RETSTAT message is received from the ANIP. Recall that when data is received as a response (RETDATA), a RETSTAT (possibly implicit) is also received to validate the data. The transaction may either be executed successfully, in which case a success RETSTAT is returned, fail in its execution at the slave, and then an execution error RETSTAT is returned, or fail because of buffer overflow in a connection with no flow control, and then it reports an overflow error. We assume that when a slave accepts a CMD requesting a response, the slave always generates the response.

In the network, routers do not drop data, therefore, messages are always guaranteed to be delivered at the NI. For connections with flow control, also NIs do not drop data. Thus, message delivery and, thus, transaction completion to the IPs is guaranteed automatically in this case.

However, if there is no flow control, messages may be dropped at the network interface in case of buffer overflow. All of CMD, OUTDATA, and RETDATA may be dropped at the NI. To guarantee transaction completion, RETSTAT is not allowed to be dropped. Consequently, in the ANIPs enough buffer space must be provided to accommodate RETSTAT messages for all outstanding transactions. This is enforced by bounding the number of outstanding transactions.

Now the ordering requirements between different transactions within a single connection are described. Over different connections no ordering of transactions is defined at the transport layer.

There are several points in a connection where the order of transactions can be observed: (a) the order in which the master module M, I presents CMD messages to the ANIP, (b) the order in which the CMDs are delivered to the slave module T, S by the PNIP, (c) the order in which the slave module T, S presents the responses to the PNIP, and (d) the order the responses are delivered to the master by the ANIP. Note that not all of (b), (c), and

Data integrity means that the content of messages is not changed (accidentally or not) during transport. We assume that data integrity is already solved at a lower layer in our network, namely at the link layer, because in current on-chip technologies data can be transported uncorrupted over links. Consequently, our network interface always guarantees that messages are delivered uncorrupted at the destination.

A transaction without a response (e.g. a posted write) is said to be complete when it has been executed by the slave. As there is no response message to the master, no guarantee regarding transaction completion can be given.

A transaction with a response (e.g. an acknowledged write) is said to be complete when a RETSTAT message is received from the ANIP. Recall that when data is received as a response (RETDATA), a RETSTAT (possibly implicit) is also received to validate the data. The transaction may either be executed successfully, in which case a success RETSTAT is returned, fail in its execution at the slave, and then an execution error RETSTAT is returned, or fail because of buffer overflow in a connection with no flow control, and then it reports an overflow error. We assume that when a slave accepts a CMD requesting a response, the slave always generates the response.

In the network, routers do not drop data, therefore, messages are always guaranteed to be delivered at the NI. For connections with flow control, also NIs do not drop data. Thus, message delivery and, thus, transaction completion to the IPs is guaranteed automatically in this case.

However, if there is no flow control, messages may be dropped at the network interface in case of buffer overflow. All of CMD, OUTDATA, and RETDATA may be dropped at the NI. To guarantee transaction completion, RETSTAT is not allowed to be dropped. Consequently, in the ANIPs enough buffer space must be provided to accommodate RETSTAT messages for all outstanding transactions. This is enforced by bounding the number of outstanding transactions.

Now the ordering requirements between different transactions within a single connection are described. Over different connections no ordering of transactions is defined at the transport layer.

There are several points in a connection where the order of transactions can be observed: (a) the order in which the master module M, I presents CMD messages to the ANIP, (b) the order in which the CMDs are delivered to the slave module T, S by the PNIP, (c) the order in which the slave module T, S presents the responses to the PNIP, and (d) the order the responses are delivered to the master by the ANIP. Note that not all of (b), (c), and

(d) are always present. Moreover, there are no assumptions about the order in which the slaves execute transactions; only the order of the responses can be observed. The order of the transaction execution by the slaves is considered to be a system decision, and not a part of the interconnect protocol.

5 At both ANIP and PNIPs, outgoing messages belonging to different transactions on the same connection are allowed to be interleaved. For example, two write commands can be issued, and only afterwards their data. If the order of OUTDATA messages differs from the order of CMD messages, transaction identifiers must be introduced to associate OUTDATAs with their corresponding CMD.

10 Outgoing messages can be delivered by the PNIPs to the slaves (see b) as follows:

- Unordered, which imposes no order on the delivery of the outgoing messages of different transactions at the PNIPs.
- Ordered locally, where transactions must be delivered to each PNIP in the order they were sent (a), but no order is imposed across PNIPs. Locally-ordered delivery of the outgoing messages can be provided either by an ordered data transportation, or by reordering outgoing messages at the PNIP.
- Ordered globally, where transactions must be delivered in the order they were sent, across all PNIPs of the connection. Globally-ordered delivery of the outgoing part of transactions require a costly synchronization mechanism.

20 Transaction response messages can be delivered by the slaves to the PNIPs (c) as Ordered, when RETDATA and RETSTAT messages are returned in the same order as the CMDs were delivered to the slave (b), or as Unordered, otherwise. When responses are unordered, there has to be a mechanism to identify the transaction to which a response belongs. This is usually done using tags attached to messages for transaction identifications (similar to tags in VCI).

25 Response messages can be delivered by the ANIP to the master (see d) as follows:

- Unordered, which imposes no order on the delivery of responses. Here, also, tags must be used to associate responses with their corresponding CMDs.
- Ordered locally, where RETDATA and RETSTAT messages of transactions for a single slave are delivered in the order the original CMDs were presented by the master to the ANIP. Note that there is no ordering imposed for transactions to different slaves within the same connection.

- Globally ordered, where all responses in a connection are delivered to the master in the same order as the original CMDs. When transactions are pipelined on a connection, then globally-ordered delivery of responses requires reordering at the ANIP.

All $3 \times 2 \times 3 = 18$ combinations between the above orderings are possible.

- 5 Out of these, we define and offer the following two. An unordered connection is a connection in which no ordering is assumed in any part of the transactions. As a result, the responses must be tagged to be able identify to which transaction they belong. Implementing unordered connections has low cost, however, they may be harder to use, and introduce the overhead of tagging.

- 10 An ordered connection is defined as a connection with local ordering for the outgoing messages from PNIPs to slaves, ordered responses at the PNIPs, and global ordering for responses at the ANIP. We choose local ordering for the outgoing part because the global ordering has a too high cost, and has few uses. The ordering of responses is selected to allow a simple programming model with no tagging. Global ordering at the ANIP
15 is possible at a moderate cost, because all the reordering is done locally in the ANIP. A user can emulate connections with global ordering of outgoing and return messages at the PNIPs using non-pipelined acknowledged transactions, at the cost of high latency.

- 20 In the network, throughput can be reserved for connections in a time-division multiple access (TDMA) fashion, where bandwidth is split in fixed-size slots on a fixed time frame. Bandwidth, as well as bounds on latency and jitter can be guaranteed when slots are reserved. They are all defined in multiples of the slots.

- As mentioned earlier, the network guarantees that messages are delivered to the NI. Messages sent from one of the NIPs are not immediately visible at the other NIP, because of the multi-hop nature of networks. Consequently, handshakes over a network
25 would allow only a single message be transmitted at a time. This limits the throughput on a connection and adds latency to transactions. To solve this problem, and achieve a better network utilization, the messages must be pipelined. In this case, if the data is not consumed at the PNIP at the same rate it arrives, either flow control must be introduced to slow down the producer, or data may be lost because of limited buffer space at the consumer NI.

- 30 End-to-end flow control may be introduced at the level of connections, which requires buffer space to be associated with connections. End-to-end flow control ensures that messages are sent over the network only when there is enough space in the NIP's destination buffer to accommodate them.

End-to-end flow is optional (i.e., to be requested when connections are opened) and can be configured independently for the outgoing and return paths. When no flow control is provided, messages are dropped when buffers overflow. Multiple policies of dropping messages are possible, as in off-chip networks. Possible scenarios include: (a) the oldest message is dropped (milk policy), or (b) the newest message is dropped (wine policy).

One example for flow control is a credit-based flow control. Credits are associated with the empty buffer space at the receiver NI. The sender's credit is lowered as data is sent. When the PNIP delivers data to the slave, credits are granted to the sender. If the sender's credit is not sufficient to send some data, the NI at the sender stalls the sending.

To illustrate the need for differentiated services on connections, some examples of traffic are described below. Video processing streams typically require a loss less, in-order video stream with guaranteed throughput, but possibly allow corrupted samples. An connection for such a stream would require the necessary throughput, ordered transactions, and flow control. If the video stream is produced by the master, only write transactions are necessary. In such a case, with a flow-controlled connection there is no need to also require transaction completion, because messages are never dropped, and the write command and its data are always delivered at the destination. Data integrity is always provided by our network, even though it may be not necessary in this case.

Another example is that of cache updates which require uncorrupted, loss less, low-latency data transfer, but ordering and guaranteed throughput are less important. In such a case, a connection would not require any time related guarantees, because a low latency, even if preferable, is not critical. Low latency can be obtained even with a best-effort connection. The connection would also require flow control and guaranteed transaction completion to ensure loss less transactions. However, no ordering is necessary, because this is not important for cache updates, and allowing out of order transaction can reduce the response time.

A set of NoC services is defined that abstract from the network details. Using these services in IP design decouples computation and communication. A request-response transaction model is used to be close to existing on-chip interconnect protocols. This eases the migration of current IPs to NoCs. To fully utilize the NoC capabilities, such as high bandwidth and transaction concurrency, connection-oriented communication are provided. Connections can be configured independently with different properties. These properties include transaction completion, various transaction orderings, bandwidth lower bounds, latency and jitter upper bounds, and flow control.

The provision of such network on chip NoC services is a prerequisite for service-based system design which makes applications independent of NoC implementations, makes designs more robust, and enables architecture-independent quality-of-service strategies.

5 In other situations there may be different types of flow control (e.g. you never want to lose write commands, but don't mind losing read data). If a module can do both read and write commands, it may be important that write transactions always succeed (e.g. when writing to an interrupt controller), but that read transactions are not critical because they can be retried (so the CMD of the read transaction is dropped and the read never executed, or the
10 RETDATA is dropped after the read has been executed. Another example is that if you know that writes always succeed if they are delivered, a flow-controlled connection is requested. Acknowledgements are not necessary in that case. Without flow control acknowledgements are compulsory, complicating the master and causing additional traffic.

 In the integrated circuit according to the invention the decision to drop
15 messages or not is not decided per transaction but for the outgoing and return parts of connection as a whole. For example all outgoing messages having the format reads+address or writes+address+data) may be guaranteed lossless, while for all return messages (whether read data, write acknowledgements) packets may be dropped.

A connection could be opened as follows:

20 connid = open (nofc/fc,
 outgoing unordered/local/global,
 outgoing buffer size,
 return unordered/local/global,
25 return buffer size);

i.e. all outgoing messages have certain properties, and all return messages have certain properties. Where fc represents flow control and nofc represents no flow control.

 An alternative solution for deadlock in NoCs, which takes into consideration
30 that modules connecting to the network are either masters (initiating requests and receiving responses), or slaves (receiving requests and sending back responses), is to maintain separate virtual networks (with separate buffers) for requests and responses.

 According to an embodiment of the invention, a method for exchanging messages in an integrated circuit comprising a plurality of modules requests for a connection

with specific properties between two modules, decides if said requested connection with said properties between said two modules is possible, responds the connection with available properties, establishes a connection with said properties between said two modules, and performs transactions between said two modules. Additionally, the available connection may
5 be accepted and the properties of said connection may be reset.

According to a further embodiment of the invention, the network has a first mode wherein a message is transferred within a guaranteed time interval, and a second mode wherein a message is transferred as fast as possible with the available resources, wherein the outgoing transaction is a read message, requesting the second module to send data to the first
10 module, wherein the return transaction is the data generated by the second module upon this request, and wherein the outgoing transaction is transferred according to the second mode, and the return transaction is transferred according to the first mode. For acknowledged write transaction the write command and the outgoing data for the master use guaranteed throughput, and acknowledgment from the slaves uses best effort. Except for time-related
15 guarantees, there is also a distinction on the buffering in the above examples. For data messages there is potentially more buffering allocated than for commands and acknowledgments. Consequently, for a read transaction buffers for the return part would be larger than those for the outgoing part. For the acknowledged write buffers the outgoing part are larger, and those for acknowledgments are smaller.

According to a further embodiment, it is possible to allocate different bandwidths for different channels. However, there are also limitations. A slot table is used, which contains a number of slots in a time window. Bandwidth is reserved allocating these slots to connections. For example, if a table with 100 slots for a time frame of $1\mu\text{s}$ is used, each slot will be allocated for $1/100$ from $1\mu\text{s} = 10\text{ns}$. If the network provides 1Gb/s per link,
25 the bandwidth per slot will be $1/100$ from $1\text{Gbs} = 10\text{Mb/s}$. Therefore, only multiple of 10Mb/s for guaranteed throughput traffic can be allocated. For a read command generating long bursts, allocating the minimum bandwidth of 10Mb/s would be probably too much, as it will use only a small fraction of it. The bandwidth can indeed be used by best-effort traffic, however, not by other guaranteed throughput traffic. As a result, not all the traffic for which
30 guarantees are needed may fit in the slot table. An alternative is to use more slots, but this increases the cost of the router. Accordingly, a best effort command may be a better solution.

According to still a further embodiment of the invention, a connection between a master and two slave is provided, wherein different properties are assigned to the different channels from the master to the slaves. One of these slaves is a fast memory and the

other one is a slow memory. A higher throughput is assigned to the channel connecting the master and the fast memory.

As described above, NoCs have different properties from both existing off-chip networks and existing on-chip interconnects. As a result, existing protocols and service
5 interfaces cannot be adopted directly to NoCs, but must take the characteristics of NoCs into account. For example, a protocol such as TCP/IP assumes the network is lossy, and includes significant complexity to provide reliable communication. Therefore, it is not suitable in a NoC where we assume data transfer reliability is already solved at a lower level. On the other
10 hand, existing on-chip protocols such as VCI, OCP, AMBA, or CoreConnect are also not directly applicable. For example, they assume ordered transport of data: if two requests are initiated from the same master, they will arrive in the same order at the destination. This does not hold automatically for NoCs. Atomic chains of transactions and end-to-end flow control also need special attention in a NoC interface.

The objectives when defining network services are the following. First, the
15 services should abstract from the network internals as much as possible. This is a key ingredient in tackling the challenge of decoupling the computation from communication, which allows IPs (the computation part), and the interconnect (the communication part) to be designed independently from each other. As a consequence, the services are positioned at the transport layer in the OSI reference model, which is the first layer to be independent of the
20 implementation of the network. Second, a NoC interface should be as close as possible to a bus interface. NoCs can then be introduced non-disruptively: with minor changes, existing IPs, methodologies and tools can continue to be used. As a consequence, a request-response interface is used, similar to interfaces for split buses. Third, the interface extends traditional bus interfaces to fully exploit the power of NoCs. For example, connection-based
25 communication which does not only relax ordering constraints (as for buses), but also enables new communication properties, such as end-to-end flow control based on credits, or guaranteed throughput. All these properties can be set for each connection individually.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative
30 embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. In the device claim enumerating several means, several of these

means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

- Furthermore, any reference signs in the claims shall not be construed as
- 5 limiting the scope of the claims.

CLAIMS:

1. Integrated circuit comprising a plurality of processing modules (M; I; S; T) and a network (N; RN) arranged for providing at least one connection between a first and at least one second module,
wherein the at least one connection comprises a set of communication
5 channels each having a set of connection properties, the connection properties of the different communication channels of said connection being adjustable independently,
wherein said connection supports transactions comprising outgoing messages from the first module to the second module and/or return messages from the second module to the first module.
- 10
2. Integrated circuit according to claim 1, further comprising:
at least one communication managing means (CM) for managing the
communication between different modules; and
15 at least one resource managing means (RM) for managing the resources of the network (N).
3. Integrated circuit according to claim 2, wherein
said first module (M; I) is adapted to issue a request (REQ) for a connection
20 with at least one of said second modules to said communication managing means (CM),
said communication managing means (CM) is adapted to forward said request (REQ) for a connection with communication channels each having a specific set of connection properties to said resource managing means (RM),
said resource managing means (RM) is adapted to determine whether the
25 requested connection based on said communication channels with said specific connection properties are available, and to respond the availability of the requested connection to said communication managing means (CM),
wherein a connection between the first and second module is established based on the available properties of said communication channels of said connection.

4. Integrated circuit according to claim 2 or 3, wherein
said communication managing means (CM) is adapted to reject establishing a
connection based on the available connection properties when the available connection
5 properties are not sufficient to perform the requested connection between said first and
second module (M, I, S, T).
5. Integrated circuit according to claim 2, 3 or 4, wherein
said communication managing means (CM) is adapted to request a reset of the
10 connection between said first and second module (M, I, S, T), when said modules have
successfully performed their transactions.
6. Integrated circuit according to claim 2, 3, 4 or 5, further comprising:
at least one network interface means (NI), associated to each of said modules,
15 for managing the communication between said modules and said network (N).
7. Method for exchanging messages in an integrated circuit comprising a
plurality of modules, the messages between the modules being exchanged over connections
via a network,
20 wherein said connections comprises a set of communication channels each
having a set of connection properties, any communication channel being independently
configurable,
wherein said connection through the network supports transactions comprising
outgoing messages from the first module to the second module and/or return messages from
25 the second module to the first module.

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
22 April 2004 (22.04.2004)

PCT

(10) International Publication Number
WO 2004/034176 A2

(51) International Patent Classification⁷: **G06F**

RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR,
TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(21) International Application Number:
PCT/IB2003/004414

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(22) International Filing Date: 7 October 2003 (07.10.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
02079196.8 8 October 2002 (08.10.2002) EP

Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AI, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

(71) Applicant (*for all designated States except US*): KONIN-
KLJKE PHILIPS ELECTRONICS N.V. [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (*for US only*): RADULESCU,
Andrei [RO/NL]; c/o Prof. Holstlaan 6, NL-5656 AA
Eindhoven (NL). GOOSSENS, Kees, G., W. [NL/NL];
c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).


(74) Agent: DE JONG, Durk, J.; c/o Prof. Holstlaan 6,
NL-5656 AA Eindhoven (NL).

Published:

— without international search report and to be republished
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING TRANSACTIONS



(57) Abstract: An integrated circuit comprising a plurality of processing modules (M; I; S; T) and a network (N; RN) arranged for providing at least one connection between a first and at least one second module is provided. Said connections comprises a set of communication channels each having a set of connection properties. Said connection supports transactions comprising outgoing messages from the first module to the second module and return messages from the second module to the first module. The connection properties of the different communication channels of said connection can be adjusted independently. Therefore, the utilization of the resources of a network on chip is more efficient, since the connection between modules can be efficiently adapted to their actual requirement, such that the connection is not over dimensioned and unused network resources can be assigned to other connections.

WO 2004/034176 A2

1/1




FIG. 1




FIG. 2




FIG. 3

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: **"Integrated circuit and method for establishing transactions"**

the specification of which (check only one item below):

☐ is attached hereto.

☐ was filed as United States application

Serial No _____

on _____

and was amended

on _____

☒ was filed as PCT international application

Number PCT/IB2003/004414

on 07 October 2003

and was amended under PCT Article 19

on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

PRIOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. 119:

COUNTRY	APPLICATION NUMBER	DATE OF FILING DAY, MONTH, YEAR	PRIORITY CLAIMED UNDER 35 USC 119
Europe	02079196.8	8 October 2002	YES

U.S. DEPARTMENT OF COMMERCE –Patent and Trademarks Office
(July 1994)

page 1 of 2

Combined Declaration For Patent Application and Power of Attorney (Continued) (includes Reference to PCT International Applications)				Attorneys Docket Number PHNL021031 US	
POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (List name and registration number)					
3 Jack E. Haken, Reg. No. <u>26,902</u> Michael E. Marion, Reg. No. <u>32,266</u> Edward M. Blocker, Reg. No. <u>30,245</u>				Direct Telephone Calls to: (name and telephone number) (914)332-0222	
1-201	FULL NAME OF INVENTOR	FAMILY NAME RADULESCU	FIRST GIVEN NAME Andrei	SECOND GIVEN NAME	
	RESIDENCE & CITIZENSHIP	CITY Eindhoven	STATE OR FOREIGN COUNTRY The Netherlands NLX	COUNTRY OF CITIZENSHIP Romania	
	POST OFFICE ADDRESS	POST OFFICE ADDRESS Prof. Holstlaan 6	CITY 5656 AA Eindhoven	STATE & ZIP CODE/COUNTRY The Netherlands	
2-202	FULL NAME OF INVENTOR	FAMILY NAME GOOSSENS	FIRST GIVEN NAME Kees	SECOND GIVEN NAME	
	RESIDENCE & CITIZENSHIP	CITY Eindhoven	STATE OR FOREIGN COUNTRY The Netherlands NLX	COUNTRY OF CITIZENSHIP The Netherlands	
	POST OFFICE ADDRESS	POST OFFICE ADDRESS Prof. Holstlaan 6	CITY 5656 AA Eindhoven	STATE & ZIP CODE/COUNTRY The Netherlands	
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true: and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 if Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.					
SIGNATURE OF INVENTOR 201 			SIGNATURE OF INVENTOR 202 		
DATE 06 May 2004			DATE 06 May 2004		

U.S. DEPARTMENT OF COMMERCE- Patent and Trademarks Office

(July 1994)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

STATEMENT UNDER 37 CFR 3.73(b)

Applicant/Patent Owner: Koninklijke Philips Electronics N.V.

Application No./Patent No.: Concurrently Filed/Issue Date: Concurrently

Entitled: INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING TRANSACTIONS

Koninklijke Philips Electronics N.V., a corporation

(Name of Assignee)

(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)

states that it is:

1. ☒ the assignee of the entire right, title, and interest; or
2. ☐ an assignee of less than the entire right, title and interest.
The extent (by percentage) of its ownership interest is _____ %
in the patent application/patent identified above by virtue of either:

A. [] An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel _____, Frame _____, or for which a copy thereof is attached.

OR

B. [] A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as shown below:

1. From: _____ To: _____
The document was recorded in the United States Patent and Trademark Office at Reel _____, Frame _____, or for which a copy thereof is attached.
2. From: _____ To: _____
The document was recorded in the United States Patent and Trademark Office at Reel _____, Frame _____, or for which a copy thereof is attached.
3. From: _____ To: _____
The document was recorded in the United States Patent and Trademark Office at Reel _____, Frame _____, or for which a copy thereof is attached.

[] Additional documents in the chain of title are listed on a supplemental sheet.

[] Copies of assignments or other documents in the chain of title are attached.

[NOTE: A separate copy (i.e., the original assignment document or a true copy of the original document) must be submitted to Assignment Division in accordance with 37 CFR Part 3, if the assignment is to be recorded in the records of the USPTO. See MPEP 302.08]

The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee.

3-16-05
Date

(914) 333-9693

Telephone number

DAVID BARNES, REG. 47,407

Typed or printed name

[Signature]
Signature

Corporate Counsel

Title

This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

POWER OF ATTORNEY TO PROSECUTE APPLICATIONS BEFORE THE USPTO

I hereby revoke all previous powers of attorney given in the application identified in the attached statement under 37 CFR 3.73(b).

I hereby appoint:

☒ Practitioners associated with the Customer Number:

24737

OR

☐ Practitioner(s) named below (if more than ten patent practitioners are to be named, then a customer number must be used):

Name	Registration Number	Name	Registration Number

as attorney(s) or agent(s) to represent the undersigned before the United States Patent and Trademark Office (USPTO) in connection with any and all patent applications assigned only to the undersigned according to the USPTO assignment records or assignment documents attached to this form in accordance with 37 CFR 3.73(b).

Please change the correspondence address for the application identified in the attached statement under 37 CFR 3.73(b) to:

☒ The address associated with Customer Number:

24737

OR

☐ Firm or Individual Name			
Address			
City	State	Zip	
Country			
Telephone	Fax		


Assignee Name and Address:

KONINKLIJKE PHILIPS ELECTRONICS N.V.
Groenewoudseweg 1
5621 BA Eindhoven, The Netherlands

A copy of this form, together with a statement under 37 CFR 3.73(b) (Form PTO/SB/96 or equivalent) is required to be filed in each application in which this form is used. The statement under 37 CFR 3.73(b) may be completed by one of the practitioners appointed in this form if the appointed practitioner is authorized to act on behalf of the assignee, and must identify the application in which this Power of Attorney is to be filed.

SIGNATURE of Assignee of Record

The individual whose signature and title is supplied below is authorized to act on behalf of the assignee

Signature		Date	14 January 2005
Name	Michael E. Marion	Telephone	(914) 333-9637
Title	Authorized Representative		

This collection of information is required by 37 CFR 1.31, 1.32 and 1.33. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 3 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

BEST AVAILABLE COPY

PATENT APPLICATION FEE DETERMINATION RECORD

Effective December 8, 2004

Application or Docket Number

10/530267

CLAIMS AS FILED - PART I

	(Column 1)	(Column 2)
U.S. NATIONAL STAGE FEES		
BASIC FEE	SMALL ENT. = \$ 150	LARGE ENT. = \$ 300
EXAMINATION FEE	Satisfies PCT Article 33(1)-(4) = \$ 50 / \$ 100	All other situations = \$ 100 / \$ 200
SEARCH FEE	U.S. is ISA = \$ 50 / \$ 100 ALL other countries = \$ 200 / \$ 400	All other situations = \$ 250 / \$ 500
FEE FOR EXTRA SPEC. PGS.	minus 100 =	/ 50 =
TOTAL CHARGEABLE CLAIMS	7 minus 20 = *	
INDEPENDENT CLAIMS	1 minus 3 = *	
MULTIPLE DEPENDENT CLAIM PRESENT		☐

* If the difference in column 1 is less than zero, enter "0" in column 2

SMALL ENTITY TYPE ☐

OR

OTHER THAN SMALL ENTITY

RATE	FEE
BASIC FEE	
EXAM. FEE	
SEARCH FEE	
X \$ 125 =	
X \$ 25 =	
X \$ 100 =	
+ \$ 180 =	
TOTAL	

OR

RATE	FEE
BASIC FEE	300 ⁰⁰
EXAM. FEE	200 ⁰⁰
SEARCH FEE	400 ⁰⁰
X \$ 250 =	
X \$ 50 =	
X \$ 200 =	
+ \$ 360 =	
TOTAL	900 ⁰⁰

CLAIMS AS AMENDED - PART II

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	*	Minus	**
Independent	*	Minus	***
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM			☐

SMALL ENTITY

OR

OTHER THAN SMALL ENTITY

RATE	ADDITIONAL FEE
X \$ 25 =	
X \$ 100 =	
+ \$ 180 =	
TOTAL ADDIT. FEE	

OR

RATE	ADDITIONAL FEE
X \$ 50 =	
X \$ 200 =	
+ \$ 360 =	
TOTAL ADDIT. FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	*	Minus	**
Independent	*	Minus	***
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM			☐

RATE	ADDITIONAL FEE
X \$ 25 =	
X \$ 100 =	
+ \$ 180 =	
TOTAL ADDIT. FEE	

OR

RATE	ADDITIONAL FEE
X \$ 50 =	
X \$ 200 =	
+ \$ 360 =	
TOTAL ADDIT. FEE	

* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.

** If the "Highest Number Previously Paid For" IN THIS SPACE is less than "20", enter "20".

*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than "3", enter "3".

The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.

PATENT APPLICATION SERIAL NO. _____

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE
FEE RECORD SHEET

04/11/2005 GFREY1 00000011 141270 10530267

01 FC:1631 300.00 DA
02 FC:1632 500.00 DA
03 FC:1633 200.00 DA

09/02/2005 VIRBY2 00000001 141270 10530267
01 FC:1642 400.00 DA

Adjustment Date: 09/02/2005 VIRBY2
04/11/2005 GFREY1 00000011 141270 10530267
02 FC:1632 500.00 CR

PTO-1556
(5/87)

*U.S. Government Printing Office: 2002 — 489-267/89033

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

ANDREI RADULESCU et al.

NL 021031

Serial No.

Group Art Unit

Filed: CONCURRENTLY

Ex.

INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING TRANSACTIONS

Commissioner for Patents
Alexandria, VA 22313-1450PRELIMINARY AMENDMENT

Sir:

Prior to calculation of the filing fee and examination, please
amend the above-identified application as follows:

IN THE CLAIMS

Please amend the claims as follows:

1. (original) Integrated circuit comprising a plurality of processing modules (M; I; S; T) and a network (N; RN) arranged for providing at least one connection between a first and at least one second module,

wherein the at least one connection comprises a set of communication channels each having a set of connection properties, the connection properties of the different communication channels of said connection being adjustable independently,

wherein said connection supports transactions comprising outgoing messages from the first module to the second module and/or return messages from the second module to the first module.

2. (original) Integrated circuit according to claim 1, further comprising:

at least one communication managing means (CM) for managing the communication between different modules; and

at least one resource managing means (RM) for managing the resources of the network (N).

3. (original) Integrated circuit according to claim 2, wherein
said first module (M; I) is adapted to issue a request
(REQ) for a connection with at least one of said second modules to
said communication managing means (CM),

said communication managing means (CM) is adapted to
forward said request (REQ) for a connection with communication
channels each having a specific set of connection properties to
said resource managing means (RM),

said resource managing means (RM) is adapted to determine
whether the requested connection based on said communication
channels with said specific connection properties are available,
and to respond the availability of the requested connection to said
communication managing means (CM),

wherein a connection between the first and second module
is established based on the available properties of said
communication channels of said connection.

4. (currently amended) Integrated circuit according to claim 2-~~or~~
3, wherein

said communication managing means (CM) is adapted to
reject establishing a connection based on the available connection
properties when the available connection properties are not

sufficient to perform the requested connection between said first and second module (M, I, S, T).

5. (currently amended) Integrated circuit according to claim 2,~~3~~
~~or 4~~, wherein

said communication managing means (CM) is adapted to request a reset of the connection between said first and second module(M, I, S, T), when said modules have successfully performed their transactions.

6. (currently amended) Integrated circuit according to claim 2,
~~3, 4 or 5~~, further comprising:

at least one network interface means (NI), associated to each of said modules, for managing the communication between said modules and said network (N).

7. (original) Method for exchanging messages in an integrated circuit comprising a plurality of modules, the messages between the modules being exchanged over connections via a network,

wherein said connections comprises a set of communication channels each having a set of connection properties, any communication channel being independently configurable,


wherein said connection through the network supports transactions comprising outgoing messages from the first module to the second module and/or return messages from the second module to the first module.

REMARKS

The foregoing amendments to the claims were made solely to avoid filing the claims in the multiple dependent form so as to avoid the additional filing fee.

The claims were not amended in order to address issues of patentability and Applicant respectfully reserves all rights he/she may have under the Doctrine of Equivalents. Applicant furthermore reserves his/her right to reintroduce subject matter deleted herein at a later time during the prosecution of this application or continuing applications.

Respectfully submitted,

By 
David Barnes, Reg. 47,407
Attorney
(914) 333-9693

PCT/IB 03 / 04402

→ 04414.
20.11.03



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

REC'D 02 DEC 2003

WIPO

PCT

Bescheinigung

Certificate

Attestation

Die angehefteten Unterla-
gen stimmen mit der
ursprünglich eingereichten
Fassung der auf dem näch-
sten Blatt bezeichneten
europäischen Patentanmel-
dung überein.

The attached documents
are exact copies of the
European patent application
described on the following
page, as originally filed.

Les documents fixés à
cette attestation sont
conformes à la version
initialement déposée de
la demande de brevet
européen spécifiée à la
page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02079196.8

**PRIORITY
DOCUMENT**
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

Der Präsident des Europäischen Patentamts;
im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

Anmeldung Nr:
Application no.: 02079196.8
Demande no:

Anmeldetag:
Date of filing: 08.10.02
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

Koninklijke Philips Electronics N.V.
Groenewoudseweg 1
5621 BA Eindhoven
PAYS-BAS

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se référer à la description.)

Integrated circuit and method of operating

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s)
revendiquée(s)

Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

G06F13/00

Am Anmeldetag benannte Vertragsstaaten/Contracting states designated at date of
filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

08.10.2002

Systems on silicon show a continuous increase in complexity due to the ever increasing need for implementing new features and improvements of existing functions. This is enabled by the increasing density with which components can be integrated on an integrated circuit. At the same time the clock speed at which circuits are operated tends to increase too. The higher clock speed in combination with the increased density of components has reduced the area which can operate synchronously within the same clock domain. This has created the need for a modular approach. According to such an approach the processing system comprises a plurality of relatively independent, complex modules. In conventional processing systems the systems modules usually communicate to each other via a bus. As the number of modules increases however, this way of communication is no longer practical for the following reasons. On the one hand the large number of modules forms a too high bus load. On the other hand the bus forms a communication bottleneck as it enables only one device to send data to the bus. A communication network forms an effective way to overcome these disadvantages. The communication network comprises a plurality of partly connected nodes. Messages from a module are redirected by the nodes to one or more other nodes. To that end the message comprises first information indicative for the location of the addressed module(s) within the network. The message may further include second information indicative for a particular location within the module, such as a memory, or a register address. The second information may invoke a particular response of the addressed module.

It is an object of the invention to provide an integrated circuit and a method according to the introductory paragraph, which provides the modules therein a relatively simple way of issuing messages.

In order to achieve said object the integrated circuit is characterized by the characterizing portion of claim 1.

In the integrated circuit according to the invention modules can issue messages in a simple way, by using a single address. This makes it possible for a module to perform a write action to a particular memory address without being aware of the destination which comprises said address is stored.

In this way the network appears to the model issuing the message as a bus. This makes it relatively simple to incorporate already existing modules designed for a bus like architecture in an integrated circuit according to the invention.

As such, processing systems are known, where a processor is coupled via a bus to various memories, which each are mapped onto a respective portion of the total address range. By way of example a ROM and a RAM may be mapped to a first and a second address range respectively. When the processor performs a read instruction, the address in the instruction defines at the same time which memory is selected to read the data from.

08.10.2002

In such known processing systems each of the various modules, such as memories are directly coupled to the bus. In the integrated circuit according to the invention, selecting one of the modules implies that the one or other memories are set in a state wherein they do not interfere with the bus traffic. Apart from the memory that is addressed no other module is required to perform an action (in fact, they don't have to and don't need to know that another module is active - i.e. they don't have to be 'set in a state'), or 2) that multiple concurrent and/or pipelined messages can be active simultaneously in the network as a whole. In an integrated circuit according to the invention however, information issued by the active module is transferred as a message via one or more nodes of the network. As a consequence it follows a different route through the network depending on the address. This route is scheduled by the network.

Examples of the two pieces of information that are arranged as a single address are:
Single logical memory space/map/range mapped to multiple distributed memories each with their own physical memory ranges.
Virtual memory space mapped to a single logical memory space (distributed or not).
Multiple memory spaces/maps/ranges mapped to multiple distributed memories. For 2) and 3) two translations may take place (vm -> logical -> physical, and multiple -> single -> physical).

The integrated circuit of claim 3 and the method of claim 4 provide another way of improving data transfer in an integrated circuit comprising a plurality of modules connected by a network.

Theoretically a transaction could comprise any number of outgoing and/or return messages. In practice however a transaction is made up of one or two outgoing messages (from the first to the second module), and zero, one, or two return messages (from the second to the first module). By managing the outgoing messages in a way different from the return messages the overall efficiency of the network and therewith the integrated circuit comprising the network is improved. This is further illustrated with the following embodiments.

With reference to claim 5 it is remarked that GT connections can overbook resources in some cases. For example, when an ANIP opens a GT read connection, it must reserve slots for the read command messages, and for the read data messages. The ratio between the two can be very large (e.g., 1:100), which leads either to large slot tables, or bandwidth being wasted for the read command messages. In order to prevent as much as possible that a reservation for guaranteed traffic would impede other transactions the bandwidth which can be reserved should be restricted. On the other hand the best effort traffic may use any resources which are currently available. As a consequence guaranteed traffic has bounded but on average higher latency than best-effort traffic which has no fixed upper bound, but is (or should be) faster on average.

Based on this recognition it has been found that the overall quality of the network transport could be improved by exploiting BE packets for read command messages, and GT packets for read data messages. No guarantees can be offered in this case, but the overall throughput can be higher and more stable than in the case of using only BE packets.

PHNL021031RPP

08.10.2002

With reference to claim 6 it is remarked that preferably the outgoing transactions are handled in a locally ordered and the return transactions in a globally ordered transaction mode. The one or more addressed modules process the transactions in the order they have been issued, and the return part of the transactions are all delivered to the first module in the order in which it initiated the transactions. Even if ordered channels are used, the responses from different addressed modules (e.g., in a narrow cast connection) must be sorted at the first module. This kind of ordering conforms with AMBA.

To implement global ordering, transactions that are delivered to different second modules (also referred to as slave) must be ordered exactly as they were sent by the first module (also referred to as master). This means that the network should either have a global time indicator, and use e.g. deadline-based scheduling in the network while in addition assumption on the consumption time of the second models must be available. An alternatively way to introduce global ordering is to introduce explicit dependencies between transactions. The latter can be done by using acknowledged/tagged transactions, where proof of delivery to the slave is sent back to the master using an acknowledgement message. This solution, however, introduces extra latency because transactions are sequentialised with a round-trip delay/latency per transaction, (send a message, wait for the acknowledgement, send next message, wait for next acknowledgement, etc.). By requiring only a local ordering for the delivery of the outgoing transactions, the slaves, provided that they are autonomous (which is usually the case) can execute messages independently.

With reference to claim 7 it is remarked that in this way buffer space is used in an efficient way. A particular example is an embodiment wherein a large buffer space is reserved for the buffer of the network interface coupled to an active module, such as a module issuing a read command, and a small buffer space is reserved for the buffer of the network interface coupled to a passive module, e.g. the one receiving the read message.

In other situations there may be different types of flow control (e.g. you never want to lose write commands, but don't mind losing read data). If a module can do both read and write commands, it may be important that write transactions always succeed (e.g. when writing to an interrupt controller), but that read transactions are not critical because they can be retried (so the CMD of the read transaction is dropped and the read never executed, or the RETDATA is dropped after the read has been executed. Another example is that if you know that writes always succeed if they are delivered, a flow-controlled connection is requested. Acknowledgements are not necessary in that case; Without flow control acknowledgements are compulsory, complicating the master and causing additional traffic.

In the integrated circuit according to the invention the decision to drop messages or not is not decided per transaction but for the outgoing and return parts of connection as a whole. For example all outgoing messages having the format reads+address or writes+address+data) may be guaranteed lossless, while for all return messages (whether read data, write acknowledgements) packets may be dropped.

A connection could be opened as follows:
connid = open (

08.10.2002.

nofc/fc,
outgoing unordered/local/global,
outgoing buffer size,
return unordered/local/global,
return buffer size);

i.e. all outgoing messages have certain properties, and all return messages have certain properties.

With reference to claim 8 it is remarked that in a processing system with modules working asynchronously with respect to each other it is usual that a module receiving data issues an acknowledge signal to inform the issuing processor that it has received a message. In case that a message is multicast a plurality of said acknowledge signals is generated, which imposes a burden for the issuing processor. In the integrated circuit of the invention the first module receives only a single message, which reduces this burden. This measure is based on the insight that the network usually can relatively easily generate the single return message in response to the plurality of acknowledge messages of the second modules as a side effect of the functions already present in the network for other purposes.

With reference to claim 9: Depending on the situation the single return message can depend on the acknowledged messages in various ways. The embodiment of claim 2 is favorable where the addressed second modules are memories, and the first module attempts to store data therein. In that case it is sufficient that only one copy of the data is really received and stored.

With reference to claim 10: In other situations it is compulsory that each of the addressed second modules has received the data. In the embodiment of claim 10 the single return message is not generated until this is the case. Otherwise the return message could be combined as follows. If each of the write transaction has been successfully executed by all slaves, all will return RETSTAT=RETOK, which can be combined by the ANIP in a single message to be delivered to the master.

If the write transaction has been successfully executed only by some slaves, there will be a mix of RETSTATs (RETOK and RETERROR). They can either be combined into

- (a) a single RETSTAT=RETERROR, to specify that an error occurred, or
- (b) a single RETSTAT, but a larger one, more descriptive, encoding where there have been errors. All RETSTATs can be bundled together in a single RETSTAT for the master, or <slave identifiers,error code> pairs can be bundled to form a single RETSTAT for the master.

If the connection has no flow control, messages can be dropped at the FNIPs, resulting also in RETSTAT=RETLOST messages. Again, combinations as those above can be made.

PHNL021031EPP

08.10.2002

With reference to claim 11: In this way it is guaranteed that the first module always receives a response to a transaction, even if the connection has no flow control (i.e. data may be dropped). This is done by only dropping data in the PNIP (the network interface coupled to the second, receiving module), and returning a FAIL/ERROR to the ANIP (The network interface coupled to the first module). This return status (RETSTAT) message will never be dropped because the ANIP that initiated the transaction will reserve space for return messages of every transaction that it initiates. This combination of reserving space and generating an error message whenever a message is dropped is a way to introduce flow control. Preferably the RETSTAT message is generated by the interface of the receiving module, although alternatively it could be generated at the intermediary network nodes too.

The method according to the invention guarantees transaction completion, i.e. it is always known whether an initiated transaction

(a) was delivered and executed successfully at the slave (RETSTAT=OK produced by the slave), or

(b) was never delivered at the slave (RETSTAT=REQLOST produced by the PNIP), or

(c) was delivered at the slave, but not successfully executed (RETSTAT=ERROR produced by the slave), or

(d) was delivered and executed successfully at the slave but the response message was dropped (RETSTAT=RETLOST produced by the ANIP).

This is achieved by either

(i) not dropping messages (flow-controlled connection), in this case RETSTAT is either OK or ERROR, or

(ii) by allowing messages to be dropped (on a connection without flow control), but generating a RETSTAT (REQLOST or RETLOST) whenever the message is dropped, or a RETOK or RETERROR as usual when the message is not dropped.

It is essential however, never to drop RETSTATs, because this completes the transaction. This is realized in that a buffer for the RETSTAT is located at the master's ANIP. The latter reserves space for RETSTATs when initiating transactions, and bounds the number of outstanding transactions (for finite sized RETSTAT buffers).

The flow control on the outgoing and return connections is in principle independent. Thus, for outgoing flow control & return flow control, the RETSTAT message is according to a) or c) above

In case of outgoing flow control & no return flow control, the RETSTAT message is a) or c) or d) above.

In case of no outgoing flow control & return flow control, the RETSTAT message is a) or b) or c) above.

Other embodiments are such an integrated circuit wherein the return message is a message indicating whether the second module has received a message from the first module. In this embodiment the return message can be very compact, e.g., one or two bits to indicate one of the four options described above.

Alternatively or in addition a return message comprises an identification of the message received by the second module.

Page: 7

1. I suggest "efficiency" instead of "performance", because performance is just one of the

PHNL021031EPP

08.10.2002

factors. We may have the option to reduce the cost of the network (e.g., reduce buffer sizes), or increase the performance (e.g., by adding more connections for the same resources).

Page: 8

2. This is an example for the use of different properties for outgoing and return parts. However, more can be defined:

✓ Acknowledged write transaction: write command + outgoing data use guaranteed throughput (mode one in your example), and acknowledgment uses best effort (mode two in your example). Moreover, except time-related guarantees, there is also a distinction on the buffering in both you and the above example. For data messages there is potentially more buffering allocated than for commands and acknowledgments. Consequently, for a read transaction (your example) buffers for the return part would be larger than those for the outgoing part. For the acknowledged write (the example above), buffers for the outgoing part are larger, and those for acknowledgments are smaller.

Page: 8

3. It is indeed possible to allocate different bandwidths as you suggest. However, there are also limitations. We use a slot table, which contains a number of slots in a time window. Bandwidth is reserved allocating these slots to connections. For example, if we use a table with 100 slots for a time frame of 1 μ s, each slot will be allocated for 1/100 from 1 μ s = 10ns. If the network provides 1Gb/s per link, the bandwidth per slot will be 1/100 from 1Gb/s = 10Mb/s. We can only allocate multiple of 10Mb/s for guaranteed throughput traffic.

For a read command generating long bursts, allocating the minimum bandwidth of 10Mb/s would be probably too much, as it will use only a small fraction of it. The bandwidth can indeed be used by best-effort traffic, however, not by other guaranteed throughput traffic. As a result, not all the traffic for which guarantees are needed may fit in the slot table.

An alternative is to use more slots, but this increases the cost of the router. This is why, a best effort command may be a better solution.

Page: 8

4. This definition is good for outgoing messages, as there is one source (ANIP) and potentially multiple destinations (PNIPs). However, for return messages, we define global/local ordering as follows. Global ordering means that responses from all PNIPs/slaves (i.e. sources of messages in this case) come in the same order as the transactions have been initiated (i.e., the same order as the commands have been issued by the master to the ANIP). Local ordering guarantees the order of response only if they come from the same slave/PNIP.

Page: 8

Slave modules

Page: 8

6. We can only guarantee the order we offer transactions to the slave module, but the order of processing depends on the module implementation. It can well decide to process transactions in a different order (e.g., memory controller). For ordering we only require the responses are returned in the same order as the transactions were accepted.

Page: 8

7. This is only valid for global ordering. For local ordering (i.e., order preserved only per slave), if ordered transport channels are used, no sorting is necessary.

Page: 8

8. Global ordering of responses conforms with AMBA. Local ordering of responses does not.

Page: 8

9. I think Kees meant write transactions may be critical and we don't want to loose them, but read transactions can be lost, because they can be tried later. See example below in the text.

Page: 8

10. The two commands (i.e., read and write) can indeed be sent from the same module. If we set up a connection with flow control for the outgoing part both commands will be delivered. However, if the return part has no flow control, the responses for read commands may be lost. In such a case, the read transactions will fail. I think Kees meant read transactions being lost, not read commands being lost.

Page: 8

11. fc = flow control, nofc = no flow control

Page: 8

12. Buffer is reserved only for a return status message, such as an acknowledgment, or an error message. Buffer can be, but is not necessarily reserved also for returned data.

08.10.2002

Page: 8

13. Data can also be dropped at the ANIP (i.e., RETDATA) when no flow control is implemented for the return part. In such a case, a RETSTAT=RETLOST will replace the RETSTAT=RETOK which accompanied the dropped RETDATA.

Page: 8

14. Has reserved

Page: 8

15. Yes, this is true. Between routers, there is always link level flow control and no data is never lost. Data can be lost only in the network interfaces, if no end-to-end flow control (here referred simply as flow control) is implemented. Therefore, here, messages reach the PNIP even when no (end-to-end) flow control is implemented.

These and other aspects are described in more detail in the following three annexes

1. Communication Services for Networks on Chip, pages 1-25 by Andrei Rădulescu and Kees Goossens;

Further background information useful for implementing the invention can be found at:

2. Networks on Silicon: Blessing or Nightmare? pp 1-5, by Paul Wielage and Kees Goossens, (published), and

3. Trade-Offs in the Design of a Router with Combined Guaranteed and Best-Effort Services for Networks on Chip, pp 1-6, by Edwin Rijpkema, Kees Goossens, Andrei Rădulescu, Jef van Meerbergen, and Paul Wielage, submitted to and rejected by ISSS2002.

08.10.2002

I. Introduction

Networks on chip (NoC) have received considerable attention recently as a solution to the interconnect problem in highly-complex chips [3–5, 7–9, 15, 19, 22]. The reason is twofold. First, NoCs help resolve the electrical problems in new deep-submicron technologies, as they structure and manage global wires [3–5, 7, 8]. At the same time they share wires, lowering their number and increasing their utilization [7, 8]. NoCs can also be energy efficient and reliable [4], and are scalable compared to buses [9]. Second, NoCs also decouple computation from communication, which is essential in managing the design of billion-transistor chips [14, 22]. NoCs achieve this decoupling because they are traditionally designed using protocol stacks [21], which provide well-defined interfaces separating communication service usage from service implementation [5, 22].

Using networks for on-chip communication when designing systems on chip (SoC), however, raises a number of new issues that must be taken into account. This is because, in contrast to existing on-chip interconnects (e.g., buses, switches, or point-to-point wires), where the communicating modules are directly connected, in a NoC the modules communicate remotely via network nodes. As a result, interconnect arbitration changes from centralized to distributed, and issues like out-of order transactions, higher latencies, and end-to-end flow control must be handled either by the intellectual property block (IP) or by the network itself.

Most of these topics have been already the subject of research in the field of computer networks [24] and parallel machine interconnect networks [6]. However, on-chip networks have different properties (e.g., tighter link synchronization) and constraints (e.g., higher memory cost) leading to different design choices, which in the end affect the network services.

In this paper, we compare NoCs and off-chip networks showing both their similarities and differences. We also explore the differences between NoCs and existing on-chip interconnects. We list new issues that must be resolved in system design due to the multi-hop nature of NoCs, and present an interface which takes these issues into consideration. Our interface are aimed at being similar to a split-transaction bus interface, such as VCI [25] or OCP [17], to allow simple, low-cost wrappers to bus interfaces, and to allow backward compatibility with existing IPs. Our interface uses a

08.10.2002

COMMUNICATION SERVICES FOR NOCS

3

request-response protocol that provides basic read and write operations. But our interface extends bus interfaces to fully exploit the power of our NoC [8, 19, 20]. For example, it offers connection-based communication where end-to-end flow control and time-related guarantees (e.g., bounded latency) can be requested.

The paper is organized as follows. In the next two sections we compare NoCs properties with those of off-chip networks and buses, respectively. In Section IV, we present the services we offer in our network. Finally, we present our conclusions.

II. Networks Brought on Chip

Networks have been the subject of research for decades, both in the context of local and wide area networks (computer networks) [24], and as an interconnect for parallel machines [6]. Both are very much related to on-chip networks, and many of the results in those fields are also applicable on chip. However, NoC's premises are different from off-chip networks, and, therefore, most of the network design choices must be reevaluated.

NoCs differ from off-chip networks mainly in their constraints and synchronization. Typically, most on-chip resources have much tighter constraints compared to off-chip. Storage (i.e., memory) and computation resources are relatively more expensive, whereas the number of point-to-point links is larger on chip than off chip [7].

Storage is expensive, because general-purpose on-chip memory, such as RAMs, occupy a large area. Having the memory distributed in the network components in relatively small sizes is even worse, as the overhead area in the memory then becomes dominant.

Also computation for on-chip networks comes at a relatively high cost compared to off-chip networks. An off-chip network interface usually contains a dedicated processor to implement the protocol stack up to network layer or even higher, to off-load the host processor from the communication processing. Including a dedicated processor in a network interface is not feasible on chip, as the size of the network interface will become comparable to or larger than the IP to be connected to the network. Moreover, running the protocol stack on the IP itself may also be not feasible, be-

08.10.2002

4

Rădulescu and Goossens

cause often these IPs have one dedicated function only, and do not have the capabilities to run a network protocol stack.

The number of wires and pins to connect network components is an order of magnitude larger on chip than off chip [7]. If they are not used massively for other purposes than NoC, they allow wide point-to-point interconnects (e.g., 300-bit links) [7, 15]. This is not possible off-chip, where links are relatively narrower: 8-16 bits.

On-chip wires are also relatively short, allowing a much tighter synchronization than off chip. This allows a reduction in the buffer space in the routers because the communication can be done at a smaller granularity. In the current semiconductor technologies, wires are also fast and reliable, which allows simpler link-layer protocols (e.g., no need for error correction, or retransmission). This also compensates for the lack of memory and computational resources.

In the rest of the section, we list five network issues that have a direct impact on the NoC cost: reliable communication, deadlock, data ordering, network flow control and buffering strategy, and time-related guarantees. For each of them, we discuss the differences and similarities for on- and off-chip networks.

Reliable communication. A consequence of the tight on-chip resource constraints is that the network components (i.e., routers and network interfaces) must be fairly simple to minimize computation and memory requirements. Luckily, on-chip wires provide a reliable communication medium, which avoids the considerable overhead incurred by the off-chip networks for providing reliable communication. Data integrity can be provided at low cost at the data link layer. However, data loss also depends on the network architecture, as in most computer networks data is simply dropped if congestion occurs in the network [6, 24]. On-chip, dropping data may lead to a too costly implementation of reliable communication. We show below that a network where no data is dropped can lead to a much lower-cost solution, at the peril of introducing the possibility of deadlock.

Deadlock. Computer network topologies have generally an irregular (possibly dynamic) structure and bidirectional links, which can introduce buffer cycles. In such topologies, packet dropping at the network nodes

08.10.2002

COMMUNICATION SERVICES FOR NOCS

5

may be required to avoid deadlocks.

Deadlock can also be avoided without dropping data, for example, by introducing constraints either in the topology or routing. Fat-tree topologies have already been considered for NoCs, where deadlock is avoided by bouncing back packets in the network in case of overflow [9]. Tile-based approaches to system design [7, 15, 23] use mesh or torus network topologies, where deadlock can be avoided using, for example, a turn-model routing algorithm [6].

An alternative solution for deadlock in NoCs, which takes into consideration that modules connecting to the network are either masters (initiating requests and receiving responses), or slaves (receiving requests and sending back responses), is to maintain separate virtual networks (with separate buffers) for requests and responses [6].

Data ordering. In a network, data sent from a source to a destination may arrive out of order due to reordering in network nodes, following different routes, or retransmission after dropping. For off-chip networks out-of-order data delivery is typical. However, for NoCs where no data is dropped, data can be forced to follow the same path between a source and a destination (deterministic routing) with no reordering. This in-order data transportation requires less buffer space, and reordering modules are no longer necessary.

Network flow control and buffering strategy. Network flow control and buffering strategy have a direct impact on the memory utilization in the network. Wormhole routing requires only a flit buffer in the router, whereas store-and-forward and virtual-cut-through routing require at least the buffer space to accommodate a packet. Consequently, on chip, wormhole routing may be preferred over virtual-cut-through or store-and-forward routing. Similarly, input queuing may be a lower memory-cost alternative to virtual-output-queuing or output-queuing buffering strategies, because it has fewer queues. Dedicated fifo memory structures at a low cost also enable on-chip usage of virtual-cut-through routing or virtual output queuing for a better performance [19]. However, using virtual-cut-through routing and virtual output queuing at the same time is still too costly [19].

08.10.2002

6

Rădulescu and Gossens




Figure 1. A network interconnect example




Figure 2. A bus interconnect example

Time-related guarantees. Off-chip networks typically use packet switching and offer best-effort services. Contention can occur at each network node, making latency guarantees very hard to offer. Throughput guarantees can still be offered using schemes such as rate-based switching [26] or deadline-based packet switching [18], but with high buffering costs.

An alternative to provide such time-related guarantees is to use time-division multiple access (TDMA) circuits, where every circuit is dedicated to a network connection. Circuits provide guarantees at a relatively low memory and computation cost. Network resource utilization is increased when the network architecture allows any left-over guaranteed bandwidth to be used by best-effort communication [10, 19, 20].

III. From buses to NoCs

Introducing networks (Figure 1) as on-chip interconnects radically changes the communication when compared to direct interconnects, such as buses or switches (Figure 2). This is because of the multi-hop nature of a network, where communication modules are not directly connected, but separated by one or more network nodes. This is in contrast with the prevalent existing interconnects (i.e., buses) where modules are directly connected. The implications of this change reside in the arbitration (which must change from centralized to distributed), and in the communication properties (e.g., ordering, or flow control).

08.10.2002

COMMUNICATION SERVICES FOR NOCS

7

In this section, we list some of these topics, and outline the differences of NoCs and buses. We refer mainly to buses as direct interconnects, because currently they are the most used on-chip interconnect. Most of the bus characteristics also hold for other direct interconnects (e.g., switches [16]). Multilevel buses are a hybrid between buses and NoCs. Depending on the functionality of the bridges, for our purposes, multilevel buses either behave like simple buses [2] or like NoCs.

Programming Model. The programming model of a bus typically consists of load and store operations which are implemented as a sequence of primitive bus transactions. Bus interfaces typically have dedicated groups of wires for command, address, write data, and read data [1, 12, 13, 17, 25].

A bus is a resource shared by multiple IPs. Therefore, before using it, IPs must go through an arbitration phase, where they request access to the bus, and block until the bus is granted to them.

A bus transaction involves a request and possibly a response. Modules issuing requests are called masters, and those serving requests are called slaves. If there is a single arbitration for a pair of request-response, the bus is called non-split. In this case, the bus remains allocated to the master of the transaction until the response is delivered, even when this takes a long time. Alternatively, in a split bus, the bus is released after the request to allow transactions from different masters to be initiated. However, a new arbitration must be performed for the response such that the slave can access the bus [11].

For both split and non-split buses, both communication parties have direct and immediate access to the status of the transaction. In contrast, network transactions are one-way transfers from an output buffer at the source to an input buffer at the destination that causes some action at the destination, the occurrence of which is not visible at the source [6]. The effects of a network transaction are observable only through additional transactions. A request-response type of operation is still possible, but requires at least two distinct network transactions. Thus, a bus-like transaction in a NoC will essentially be a split transaction.

08.10.2002

8

Rădulescu and Goossens

Transaction Ordering. Traditionally, on a bus all transactions are ordered (cf. Peripheral VCI [25], AMBA [1], or CoreConnect PLB and OPB [12, 13]). This is possible at a low cost, because the interconnect, being a direct link between the communicating parties, does not reorder of data. However, on a split bus, a total ordering of transactions on a single master may still cause performance penalties, when slaves respond at different speeds. To solve this problem, recent extensions to bus protocols allow transactions to be performed on connections. Ordering of transactions within a connection is still preserved, but between connections there are no ordering constraints (e.g., OCP [17], or Basic VCI [25]). A few of the bus protocols allow out-of-order responses per connection in their advanced modes (e.g., Advanced VCI [25]), but both requests and responses arrive at the destination in the same order as they were sent.

In a NoC, ordering becomes weaker. Global ordering can only be provided at a very high cost due to the conflict between the distributed nature of the networks, and the requirement of a centralized arbitration necessary for global ordering.

Even local ordering, between a source-destination pair, may be costly. Data may arrive out of order if it is transported over multiple routes. In such cases, to still achieve an in-order delivery, data must be labeled with sequence numbers and reordered at the destination before being delivered.

Atomic Chains of Transactions. An atomic chain of transactions is a sequence of transactions initiated by a single master that is executed on a single slave exclusively. That is, other masters are denied access to that slave, once the first transaction in the chain claimed it. This mechanism is widely used to implement synchronization mechanisms between master modules (e.g., semaphores).

On a bus, atomic operations can easily be implemented, as the central arbiter will either (a) lock the bus for exclusive use by the master requesting the atomic chain, or (b) know not to grant access to a locked slave. In the former case, the time resources are locked is shorter because once a master has been granted access to a bus, it can quickly perform all the transactions in the chain (no arbitration delay is required for the subsequent transactions in the chain). Consequently, the locked slave and the bus can be opened up again in a short time. This approach is used in AMBA, and

08.10.2002

COMMUNICATION SERVICES FOR NOCS

9

CoreConnect. In the latter case, the bus is not locked, and can still be used by other modules, however, at the price of a longer locking time of the slave. This approach is used in VCI and OCP.

In a NoC, where the arbitration is distributed, masters do not know that a slave is locked. Therefore, transactions to a locked slave may still be initiated, even though the locked slave cannot accept them. Consequently, to prevent deadlock, these other transactions must be either dropped, or stored such that transactions in the atomic chain can be filtered and still be served. Moreover, the time a module is locked is much longer in case of NoCs, because of the higher latency per transaction.

Deadlock. In buses, the deadlocks are not generally an issue. Deadlock can still occur at the application level (e.g., an atomic chain of transactions that locks the bus, which is never finished), but it is not caused by the interconnect itself.

In a network, deadlock becomes a more important issue, and special care has to be taken in the network design to avoid deadlock. Deadlock is mainly caused by cycles in the buffers. To avoid deadlock, either network nodes must drop packets when their buffer are filled, or routing must be cycle-free. In a NoC, we believe the latter is preferable, because of its lower cost in achieving reliable communication (see Section II).

A second cause of deadlock are atomic chains of transactions. The reason is that while a module is locked, the queues storing transactions may get filled with transactions outside the atomic transaction chain, blocking the access of the transaction in the chain to reach the locked module. If atomic transaction chains must be implemented (to be compatible with processors allowing this, such as MIPS), the network nodes should be able to filter the transactions in the atomic chain, or be allowed to drop those blocking them.

Media Arbitration. An important difference between buses and NoCs is in the media arbitration scheme. In a bus, master modules request access to the interconnect, and the arbiter grants the access for the whole interconnect at once. Arbitration is *centralized* as there is only one arbiter component, and *global* as all the requests as well as the state of the interconnect are visible to the arbiter. Moreover, when a grant is given, the

08.10.2002

10

Rădulescu and Goossens

complete path from the source to the destination is exclusively reserved.

In a non-split bus, arbitration takes place once when a transaction is initiated. As a result, the bus is granted for both request and response. In a split bus, requests and responses are arbitrated separately.

In a NoC arbitration is also necessary, as it is a shared interconnect. However, in contrast to buses, the arbitration is *distributed*, because it is performed in every router, and is based only on *local* information. Arbitration of the communication resources (links, buffers) is performed incrementally as the request or response advances [19].

Destination Name and Routing. For a bus, the command, address, and data are broadcasted on the interconnect. They arrive at every destination, of which one activates based on the broadcasted address, and executes the requested command. This is possible because all modules are directly connected to the same bus.

In a NoC, it is not feasible to broadcast information to all destinations, because it must be copied to all routers and network interfaces. This floods the network with data. The address is better decoded at the source to find a route to the destination module. A transaction address will therefore have two parts: (a) a destination identifier, and (b) an internal address at the destination.

Latency. Transaction latency is caused by two factors: (a) the access time to the bus, which is the time until the bus is granted, and (b) the latency introduced by the interconnect to transfer the data.

For a bus, where the arbitration is centralized the access time is proportional to the number of masters connected to the bus. The transfer latency itself typically is constant and relatively fast, because the modules are linked directly. However, the speed of transfer is limited by the bus speed, which is relatively slow for buses.

In a NoC, arbitration is performed at each router for the following link. The access time per router is small. Both end-to-end access time and transport time increase proportionally to the number of hops between master and slave. However, network links are unidirectional and point to point, and hence can run at higher frequencies than buses, thus lowering the latency.

08.10.2002

COMMUNICATION SERVICES FOR NOCS

11

From a latency perspective, using a bus or a network is a trade off between the number of modules connected to the interconnect (which affects access time), the speed of the interconnect, and the network diameter.

Data Format. In most modern bus interfaces the data format is defined by separate wire groups for the transaction type, address, write data, read data, and return acknowledgments/errors (e.g., VCI, OCF, AMBA, or CoreConnect). This is used to pipeline transactions. For example, concurrently with sending the address of a read transaction, the data of a previous write transaction can be sent, and the data from an even earlier read transaction can be received. Moreover, having dedicated wire groups simplifies the transaction decoding; there is no need for a mechanism to select between different kinds of data sent over a common set of wires.

Inside a network, there is typically no distinction between different kinds of data. Data is treated uniformly, and passed from one router to another. This is done to minimize the control overhead and buffering in routers. If separate wires would be used for each of the above-mentioned groups, separate routing, scheduling, and queuing would be needed, increasing the cost of routers.

In addition, in a network at each layer in the protocol stack, control information must be supplied together with the data (e.g., command type, address, or data size). This control information is organized as an envelope around the data. That is, first a header is sent, followed by the actual data (payload), followed possibly by a trailer. Multiple such envelopes may be provided for the same data, each carrying the corresponding control information for each layer in the network protocol stack [6, 24].

Buffering and Flow Control. Buffering data of a master (output buffering) is used both for buses and NoCs to decouple computation from communication. However, for NoCs output buffering is also needed to marshal data, which consists of (a) (optionally) splitting the outgoing data in smaller packets which are transported by the network, and (b) adding control information for the network around the data (packet header). To avoid output buffer overflow the master must not initiate transactions that generate more data than the currently available space.

Similarly to output buffering, input buffering is also used to decouple

08.10.2002

12

Rådiesen and Goossens

computation from communication. In a NoC, input buffering is also required to unmarshal data.

In addition, flow control for input buffers differs for buses and NoCs. For buses, the source and destination are directly linked, and, destination can therefore signal directly to a source that it cannot accept data. This information can even be available to the arbiter, such that the bus is not granted to a transaction trying to write to a full buffer.

In a NoC, however, the destination of a transaction cannot signal directly to a source that its input buffer is full. Consequently, transactions to a destination can be started, possibly from multiple sources, after the destination's input buffer has filled up. Two policies can be adopted when an input buffer is full. The first is not to accept additional incoming transactions, and to store them in the network. However, this approach can easily lead to network congestion, as the data could be eventually stored all the way to the sources, blocking the links in between. The second approach is to accept incoming transactions at a full destination, and drop some data in the input buffer. Congestion is avoided but data is lost, which is undesirable.

To avoid output buffer overflow connections can be used, together with end-to-end flow control. At connection set up between a master and one or more slaves, buffer space is allocated at the network interfaces of the slaves, and the network interface of the master is assigned credits reflecting the amount of buffer space at the slaves. The master can only send data when it has enough credits for the destination slave(s). The slaves grant credits to the master when they consume data.

IV. The ~~E~~thernet Approach

As described in the previous two sections, NoCs have different properties from both existing off-chip networks and existing on-chip interconnects. As a result, existing protocols and service interfaces cannot be adopted directly to NoCs, but must take the characteristics of NoCs into account. For example, a protocol such as TCP/IP assumes the network is lossy, and includes significant complexity to provide reliable communication. Therefore, it is not suitable in a NoC where we assume data transfer

08.10.2002

COMMUNICATION SERVICES FOR NOCS

13

reliability is already solved at a lower level. On the other hand, existing on-chip protocols such as VCI, OCP, AMBA, or CoreConnect are also not directly applicable. For example, they assume ordered transport of data: if two requests are initiated from the same master, they will arrive in the same order at the destination. This does not hold automatically for NoCs. Atomic chains of transactions and end-to-end flow control also need special attention in a NoC interface.

Our objectives when defining our network services are the following. First, the services abstract from the network internals as much as possible. This is a key ingredient in tackling the challenge of *decoupling the computation from communication* [14, 22], which allows IPs (the computation part), and the interconnect (the communication part) to be designed independently from each other. As a consequence, our services are positioned at the transport layer in the ISO-OSI reference model [24], which is the first layer to be independent of the implementation of the network.

Second, we aim at a NoC interface as close as possible to a bus interface. NoCs can then be introduced non-disruptively: with minor changes, existing IPs, methodologies and tools can continue to be used. As a consequence, we use a request-response interface, similar to interfaces for split buses [1, 12, 13, 17, 25].

Third, our interface extends traditional bus interfaces to fully exploit the power of NoCs. For example, we offer connection-based communication which does not only relax ordering constraints (as for buses), but also enables new communication properties, such as end-to-end flow control based on credits, or guaranteed throughput [8, 19, 20]. All these properties can be set for each connection individually.

A. The Aetheral Connection and Transaction Model

IPs interact with our network [8, 19, 20] at so-called network interfaces (NI). NIs provide NI ports (NIP) through which the communication services are accessed. As shown in Figure 3, a NI can have several NIPs to which one or more IPs (computation elements or memories, but not interconnection elements) can be connected. Similarly, an IP can be connected to more than one NIs and NIPs.

08.10.2002

14

Rădulescu and Goossens



Figure 3. Examples of links between NIS and IPS.

Communication between NIPs is performed on *connections*. Connections are introduced to describe and identify communication with different properties, such as guaranteed throughput, bounded latency and jitter, ordered delivery, or flow control. For example, to distinguish and independently guarantee communication of 1Mbps and 25Mbps, two connections can be used. Two NIPs can be connected by multiple connections, possibly with different properties. Connections as defined here are similar to the concept of threads and connections from OCP and VCI. Where in OCP and VCI connections are used only to relax transaction ordering, we generalize from only the ordering property to include configuration of buffering and flow control, guaranteed throughput, and bounded latency per connection.

Ethereal connections must be *created* with the desired properties before being used. This may result in *resource reservations* inside the network (e.g., buffer space, or percentage of the link usage per time unit). If the requested resources are not available, the network will refuse the request. After usage, connections are *closed*, which leads to freeing the resources occupied by that connection.

To allow more flexibility in configuring connections, and, hence, better resource allocation per connection, the outgoing and return parts of connections are configured separately. For example, different buffer space can be allocated in the ANIP and PNIPs, respectively, or different bandwidths can be reserved for requests and responses.

Depending on the requested services, the time to handle a connection (i.e., creating, closing, modifying services) can be short (e.g., creating/closing an unordered, lossy, best-effort connection) or significant (e.g., creating/closing a multicast guaranteed-throughput connection). Consequently, connections are assumed to be created, closed, or modified infrequently, coinciding e.g. with reconfiguration points, when the application requirements change.

Communication takes place on connections using *transaction*, consisting of a request and a possibly response. The request encodes an operation

08.10.2002

COMMUNICATION SERVICES FOR NOCS

13




Figure 4. Transaction composition.

(e.g., read, write, flush, test and set, nop) and possibly carries outgoing data (e.g., for write commands). The response returns data as a result of a command (e.g., read) and/or an acknowledgment.

Connections involve at least two NIPs. Transactions on a connection are always started at one and only one of the NIPs, called the connection's *active* NIP (ANIP). All the other NIPs of the connection are called *passive* NIPs (PNIP).

There can be multiple transactions active on a connection at a time (as for split buses). That is, transactions can be started at the ANIP of a connection while responses for earlier transactions are pending. If a connection has multiple slaves, multiple transactions can be initiated towards different slaves. Transactions are also pipelined between a single pair of a master and a slave for both requests and responses. In principle, transactions can also be pipelined within a slave, if the slave allows this.

A transaction is composed from the following messages (see Figure 4):

- A *command message* (CMD) is sent by the ANIP, and describes the action to be executed at the slave connected to the PNIP. Examples of commands are read, write, test and set, and flush. Commands are the only messages that are compulsory in a transaction. For NIPs that allow only a single command with no parameters (e.g., fixed-size address-less write), we assume the command message still exists, even if it is implicit (i.e., not explicitly sent by the IP).
- An *out data message* (OUTDATA) is sent by the ANIP following a command that requires data to be executed (e.g., write, multicast, and test-and-set).
- A *return data message* (RETDATA) is sent by a PNIP as a consequence of a transaction execution that produces data (e.g., read, and test-and-set).
- A *completion acknowledgment message* (RETSTAT) is an optional message which is returned by PNIP when a command has been completed. It may signal either a successful completion or an er-

08.10.2002

14

Räddelsen and Goossens



Figure 3. Examples of links between NIS and IPs.

Communication between NIPs is performed on *connections*. Connections are introduced to describe and identify communication with different properties, such as guaranteed throughput, bounded latency and jitter, ordered delivery, or flow control. For example, to distinguish and independently guarantee communication of 1Mbps and 25Mbps, two connections can be used. Two NIPs can be connected by multiple connections, possibly with different properties. Connections as defined here are similar to the concept of threads and connections from OCP and VCI. Where in OCP and VCI connections are used only to relax transaction ordering, we generalize from only the ordering property to include configuration of buffering and flow control, guaranteed throughput, and bounded latency per connection.

Ethereal connections must be *created* with the desired properties before being used. This may result in *resource reservations* inside the network (e.g., buffer space, or percentage of the link usage per time unit). If the requested resources are not available, the network will refuse the request. After usage, connections are *closed*, which leads to freeing the resources occupied by that connection.

To allow more flexibility in configuring connections, and, hence, better resource allocation per connection, the outgoing and return parts of connections are configured separately. For example, different buffer space can be allocated in the ANIP and PNIPs, respectively, or different bandwidths can be reserved for requests and responses.

Depending on the requested services, the time to handle a connection (i.e., creating, closing, modifying services) can be short (e.g., creating/closing an unordered, lossy, best-effort connection) or significant (e.g., creating/closing a multicast guaranteed-throughput connection). Consequently, connections are assumed to be created, closed, or modified infrequently, coinciding e.g. with reconfiguration points, when the application requirements change.

Communication takes place on connections using *transaction*, consisting of a request and a possibly response. The request encodes an operation

PHNL021031EPP

08.10.2002

COMMUNICATION SERVICES FOR NOCS

15




Figure 4. Transaction composition.

(e.g., read, write, flush, test and set, nop) and possibly carries outgoing data (e.g., for write commands). The response returns data as a result of a command (e.g., read) and/or an acknowledgment.

Connections involves at least two NIPs. Transactions on a connection are always started at one and only one of the NIPs, called the connection's *active* NIP (ANIP). All the other NIPs of the connection are called *passive* NIPs (PNIP).

There can be multiple transactions active on a connection at a time (as for split buses). That is, transactions can be started at the ANIP of a connection while responses for earlier transactions are pending. If a connection has multiple slaves, multiple transactions can be initiated towards different slaves. Transactions are also pipelined between a single pair of a master and a slave for both requests and responses. In principle, transactions can also be pipelined within a slave, if the slave allows this.

A transaction is composed from the following messages (see Figure 4):

- A *command* message (CMD) is sent by the ANIP, and describes the action to be executed at the slave connected to the PNIP. Examples of commands are read, write, test and set, and flush. Commands are the only messages that are compulsory in a transaction. For NIPs that allow only a single command with no parameters (e.g., fixed-size address-less write), we assume the command message still exists, even if it is implicit (i.e., not explicitly sent by the IP).
- An *out data* message (OUTDATA) is sent by the ANIP following a command that requires data to be executed (e.g., write, multicast, and test-and-set).
- A *return data* message (RETDATA) is sent by a PNIP as a consequence of a transaction execution that produces data (e.g., read, and test-and-set).
- A *completion acknowledgment* message (RETSTAT) is an optional message which is returned by PNIP when a command has been completed. It may signal either a successful completion or an er-

08.10.2002

16

Bădulescu and Goossens




Figure 5. Transaction examples.

ror. For transactions including both RETDATA and RETSTAT the two messages can be combined in a single message for efficiency. However, conceptually, they exist both: RETSTAT to signal the presence of data or an error, and RETDATA to carry the data. In bus-based interfaces RETDATA and RETSTAT typically exist as two separate signals [1, 12, 13, 17, 25].

Messages composing a transaction are divided in *outgoing* messages, namely CMD and OUTDATA, and *response* messages, namely RETDATA, RETSTAT. Within a transaction, CMD precedes all other messages, and RETDATA precedes RETSTAT if present. These rules apply both between master and ANIP, and PNIP and slave. Examples of transactions are shown in Figure 5.

We classify connections as follows (see Figure 6):

- A *simple* connection is a connection between one ANIP and one PNIP.
- A *narrowcast* connection is a connection between one ANIP and one or more PNIPs, in which the ANIP initiates transactions that are executed by exactly one PNIP. An example of the narrowcast connection is shown in Figure 7, where the ANIP performs transactions on an address space which is mapped on two memory modules. Depending on the transaction address, a transaction is executed on only one of these two memories.
- A *multicast* connection is a connection between one ANIP and one or more PNIPs, in which the sent messages are duplicated and each PNIP receives a copy of those messages. In a multicast con-

08.10.2002

COMMUNICATION SERVICES FOR NOCS

17




Figure 7. A narrowcast connection.

Figure 6. Connection types.

nection no return messages are currently allowed, because of the large traffic they generate (i.e., one response per destination). It could also increase the complexity in the ANIP because individual responses from PNIPs must be merged into a single response for the ANIP. This requires buffer space and/or additional computation for the merging itself.

B. Connection Properties

In this section we describe the properties that can be configured for a connection: guaranteed message integrity, guaranteed transaction completion, various transaction orderings, guaranteed throughput, bounded latency and jitter, and connection flow control.

Data Integrity. Data integrity means that the payload of the message is not changed (accidentally or not) during transport. We assume that data integrity is already solved at a lower layer in our network, namely at the link layer, because in current on-chip technologies data can be transported uncorrupted over links. Consequently, our network interface always guarantees that messages are delivered uncorrupted at the destination.

Transaction Completion. A transaction without a response is said to be complete when it has been executed by the slave. As there is no response message to the master, no guarantee regarding transaction completion can

08.10.2002

18

Ridnresen and Goossens




Figure 8. Message ordering is observable at a, b, c, and d.

be given.

A transaction with a response is said to be complete when a RETSTAT message is received from the ANIP¹. The transaction may either (a) be executed successfully, in which case a success RETSTAT is returned, (b) fail in its execution at the slave, and then an execution error RETSTAT is returned, or (c) fail because of buffer overflow in a connection with no flow control, and then it reports an overflow error.

In our network, routers do not drop data [20], therefore, messages are always guaranteed to be delivered at the NI. For connections with flow control, also NIs do not drop data. Thus, message delivery to the IPs is guaranteed automatically in this case.

However, if there is no flow control, messages may be dropped at the network interface in case of buffer overflow (see the paragraph on end-to-end flow control below). All of CMD, OUTDATA, and RETDATA may be dropped at the NI. To guarantee transaction completion, RETSTAT is not allowed to be dropped. Consequently, in the ANIPs enough buffer space must be provided to accommodate RETSTAT messages for all outstanding transactions. This is enforced by bounding the number of outstanding transactions.

Transaction Ordering. In this section, we describe the ordering requirements between different transactions within a single connection. Over different connections no ordering of transactions is defined at the transport layer.

¹ We assume that when data is received as a response (RETDATA), a RETSTAT (possibly implicit) is also received to validate the data.

08.10.2002

COMMUNICATION SERVICES FOR NOCS

19

There several points in a connection where order of transactions can be observed (see Figure 8): (a) the order in which the master presents CMD messages to the FNIP, (b) the order in which the CMDs are delivered to the slave by the FNIP, (c) the order in which the slave presents the responses to the FNIP, and (d) the order the responses are delivered to the master by the FNIP. Note that not all of (b), (c), and (d) are always present. Moreover, there are no assumptions about the order in which the slaves execute transactions; we can only observe the order of the responses. We consider the order of the transaction execution to be a system decision, and not a part of the interconnect protocol.

At both FNIP and FNIPs, outgoing messages belonging to different transactions on the same connection are allowed to be interleaved. For example, two write commands can be issued, and only afterwards their data follows. If the order of OUTDATA messages differs from the order of CMD messages, transaction identifiers must be introduced to associate OUTDATAS with their corresponding CMD.

Outgoing messages can be delivered by the FNIPs to the slaves (see Figure 8-b) as follows:

- *Unordered*, which imposes no order on the delivery of the outgoing messages of different transactions at the FNIPs.
- *Ordered locally*, where transactions must be delivered to each FNIP in the order they were sent, but no order is imposed across FNIPs. Locally-ordered delivery of the outgoing messages can be provided either by an ordered data transportation, or by reordering of outgoing messages at the FNIP.
- *Ordered globally*, where transactions must be delivered in the order they were sent, across all FNIPs of the connection. Globally-ordered delivery of the outgoing part of transactions require a costly synchronization mechanism.

Transaction response messages can be delivered by the slaves to the FNIPs (see Figure 8-c) as follows:

- *Ordered*, when RETDATA and RETSTAT messages are returned in the same order as the CMDs were delivered to the slave.
- *Unordered*, otherwise.

08.10.2002

20

Rüdelsden and Gossens

When responses are unordered, there has to be a mechanism to identify the transaction to which a response belongs. This is usually done using tags attached to messages for transaction identifications (similar to tags in VCI).

Response messages can be delivered by the ANIP to the master (see Figure 8-d) as follows:

- *Unordered*, which imposes no order on the delivery of responses. Here, also, tags must be used to associate responses with their corresponding CMDs.
- *Ordered locally*, where RETDATA and RETSTAT messages of transactions for a single slave are delivered in the order the original CMDs were presented by the master to the ANIP. Note that there is no ordering imposed for transactions to different slaves within the same connection.
- *Globally ordered*, where all responses in a connection are delivered to the master in the same order as the original CMDs. When transactions are pipelined on a connection, then globally-ordered delivery of responses requires reordering at the ANIP.

All $3 \times 2 \times 3 = 18$ combinations between the above orderings are possible. Out of these, we define and offer the following two. An *unordered* connection is a connection in which no ordering is assumed in any part of the transactions. As a result, the responses must be tagged to be able identify to which transaction they belong. Implementing unordered connections has low cost, however, they may be harder to use, and introduce the overhead of tagging.

An *ordered* connection is defined as a connection with *local* ordering for the outgoing messages from PNIPs to slaves (Figure 8-b), *ordered* responses at the PNIPs (Figure 8-c), and *global* ordering for responses at the ANIP (Figure 8-d). We choose local ordering for the outgoing part because the global ordering has a too high cost, and has few uses. The ordering of responses is selected to allow a simple programming model with no tagging. Global ordering at the ANIP is possible at a moderate cost, because all the ordering is done locally in the ANIP.

A user can emulate connections with global ordering at the PNIPs using non-pipelined acknowledged transactions.

08.10.2002

COMMUNICATION SERVICES FOR NOCS

21

Connection latency, throughput, and jitter. In our network, throughput can be reserved for connections in a time-division multiple access (TDMA) fashion, where bandwidth is split in fixed-size slots on a fixed time frame. Bandwidth, as well as bounds on latency and jitter can be guaranteed when slots are reserved. They are all defined in multiples of the slots.

Guaranteed-throughput connections can overbook resources in some cases. For example, when an ANIP opens a guaranteed-throughput read connection, it must reserve slots for the read command messages, and for the read data messages. The ratio between the two can be very large (e.g., 1:100), which leads either to a large number of slots, or bandwidth being wasted for the read command messages.

To solve this problem, we allow the request and response parts of a connection be configured independently for all of throughput, latency and jitter. Consequently, the request part of a connection can be best effort, while the response can have guaranteed throughput (or vice versa). For the example mentioned above, we can use best effort read messages, and guaranteed-throughput read-data messages. No global connection guarantees can be offered in this case, but the overall throughput can be higher and more stable than in the case of using only best-effort traffic.

Connection flow control. As mentioned earlier, our network guarantees that messages are delivered to the NI. Messages sent from one of the NIPs are not immediately visible at the other NIP, because of the multi-hop nature of networks. Consequently, handshakes over a network would allow only a single message be transmitted at a time. This limits the throughput on a connection and adds latency to transactions. To solve this problem, and achieve a better network utilization, the messages must be pipelined. In this case, if the data is not consumed at the FNIP at the same rate it arrives, either flow control must be introduced to slow down the producer, or data may be lost because of limited buffer space at the consumer NI.

We introduce end-to-end flow control at the level of connections, which requires buffer space to be associated with connections. End-to-end flow control ensures that messages are sent over the network only when there is enough space in the NIP's destination buffer to accommodate them.

End-to-end flow is optional (i.e., to be requested when the connections

PHNL021031EPP

08.10.2002

22

Bădulescu and Goossens

opened) and can be configured independently for the outgoing and return paths. When no flow control is provided, messages are dropped when buffers overflow. Multiple policies of dropping messages are possible, as in off-chip networks. Possible scenarios include: (a) the oldest message is dropped (milk policy), or (b) the newest message is dropped (wine policy) [24].

We opt for a credit-based flow control. Credits are associated with the empty buffer space at the receiver NI. The sender's credit is lowered as data is sent. When data is delivered at the receiver NIP, credits are granted to the sender. If the sender's credit is not sufficient to send some data, the NI at the sender stalls the sending.

C. Use Cases

To illustrate the need for differentiated services on connections, we show in this section some examples of traffic. We describe the properties they would use over an *Ethernet* connection to meet their traffic requirements.

Video processing streams typically require a lossless, in-order video stream with guaranteed throughput, but possibly allow corrupted samples. An *Ethernet* connection for such a stream would require the necessary throughput, ordered transactions, and flow control. If the video stream is produced by the master, only write transactions are necessary. In such a case, with a flow-controlled connection there is no need to also require transaction completion, because messages are never dropped, and the write command and its data are always delivered at the destination. Data integrity is always provided by our network, even though it may be not necessary in this case.

Another example is that of cache updates which require uncorrupted, lossless, low-latency data transfer, but ordering and guaranteed throughput are less important. In such a case, a connection would not require any time related guarantees, because a low latency, even if preferable, is not critical. Low latency can be obtained even with a best effort connection. The connection would also require flow control and guaranteed transaction completion to ensure loss-less transactions. However, no ordering is

08.10.2002

COMMUNICATION SERVICES FOR NOCS

23

necessary, because this is not important for cache updates, and allowing out of order transaction can reduce the response time.

V. Conclusions

In this paper, we compare networks on chip (NoC) to off-chip networks (e.g., computer networks) and existing on-chip interconnects (e.g., busses). We show that NoCs have many similarities with off-chip networks. However, they also differ, especially in their resource constraints. For example on a chip, memory and computation resources are more expensive, while there are more wires. This makes NoC architectures different from off-chip networks, and requires rethinking of network services.

We also compare NoCs to existing on-chip interconnects, such as buses and switches. By directly connecting IP blocks, existing on-chip interconnects can offer tight coupling between masters and slaves, and global arbitration. In NoCs, masters and slaves are completely decoupled, and the arbitration is distributed over the network nodes. This makes it harder to provide guarantees, such as bandwidth lower bounds, and transaction orderings.

We define a set of NoC services that abstract from the network details. Using these services in the IP design decouples computation and communication. We use a request-response transaction model to be close to existing on-chip interconnect protocols. This eases the migration of current IPs to NoCs. To fully utilize the NoC capabilities, such as high bandwidth and transaction concurrency, our services provide connection-oriented communication. Connections can be configured independently with different properties. These properties include transaction completion, various transaction ordering, bandwidth lower bounds, latency and jitter upper bounds, and flow control.

Our services are a prerequisite for service-based system design which makes applications independent of NoC implementations, makes designs more robust, and enables architecture-independent quality-of-service strategies.

08.10.2002

24

Rindulescu and Goossens

References

1. ARM. AMBA specification. rev. 2.0, 1999.
2. ARM. Multi-layer AHB. overview, 2001.
3. J. Bainbridge and S. Furber. CHAIN: A delay-insensitive chip area interconnect. *IEEE Micro*, 22(5), 2002.
4. L. Benini and G. De Micheli. Powering networks on chips. In *ISSS*, 2001.
5. L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. *IEEE Computer*, 35(1):70-80, 2002.
6. D. J. Culler, J. P. Singh, and A. Gupta. *Parallel Computer Architecture: A Hardware/Software Approach*. Morgan Kaufmann Publishers, 1999.
7. W. J. Dally and B. Towles. Route packers, not wires: On-chip interconnection networks. In *DAC*, 2001.
8. K. Goossens, J. van Meerbergen, A. Pecters, and P. Wielage. Networks on silicon: Combining best-effort and guaranteed services. In *DATE*, 2002.
9. P. Guerrier and A. Greiner. A generic architecture for on-chip packet-switched interconnections. In *DATE*, 2000.
10. P. J. Having. *Mobile Multimedia Systems*. PhD thesis, University of Twente, 2000.
11. J. Hennessy and D. Patterson. *Computer Architecture: A Quantitative Approach*. Morgan Kaufmann, 1995.
12. IBM. 32-bit on-chip peripheral bus. rev. 2.1, 2001.
13. IBM. 32-bit processor local bus. rev. 2.9, 2001.
14. K. Keutzer, S. Malik, A. R. Newton, J. M. Rabaez, and A. Sangiovanni-Vincentelli. System-level design: Orthogonalization of concerns and platform-based design. *IEEE Trans. on CAD of Integrated Circuits and Systems*, 19(12):1523-1543, 2000.
15. S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsall, M. Millberg, J. Öberg, Tiensyrjä, and A. Hemani. A network on chip architecture and design methodology. In *ISVLSI*, 2002.
16. J. A. Leijten, J. L. van Meerbergen, A. H. Timmer, and J. A. Jess. Prophid, a data-driven multi-processor architecture for high-performance DSP. In *ED&TC*, 1997.

PHNL021031BPP

08.10.2002

COMMUNICATION SERVICES FOR NOCS

25

17. OCP International Partnership. Open core protocol specification, 2001.
18. J. Rexford. *Tailoring Router Architectures to Performance Requirements in Cut-Through Networks*. PhD thesis, Univ. Michigan, 1999.
19. E. Rijpkema, K. Goossens, A. Rădulescu, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. submitted, 2002.
20. E. Rijpkema, K. Goossens, and P. Wielage. A router architecture for networks on silicon. In *Progress*, Oct. 2001.
21. M. T. Rose. *The Open Book: A Practical Perspective on OSI*. Prentice Hall, 1990.
22. M. Sgori, M. Sheets, K. Keutzer, S. Malik, J. Rabasz, and A. Sangiovanni-Vincentelli. Addressing the system-on-a-chip interconnect woes through communication-based design. In *DAC*, 2001.
23. P. Stravers and J. Hoogerbrugge. Homogeneous multiprocessing and the future of silicon design paradigms. In *VLSI-TS4*, 2001.
24. A. S. Tanenbaum. *Computer Networks*. Prentice Hall, third edition, 1996.
25. VSI Alliance. Virtual component interface standard, 2000.
26. H. Zhang. Service disciplines for guaranteed performance service in packet-switching networks. *Proc. of the IEEE*, 83(10):1374-1396, 1995.

08.10.2002

Networks on Silicon: Blessing or Nightmare?

Paul Wielage and Kees Goossens
Philips Research Laboratories, Eindhoven, The Netherlands
{paul.wielage, kees.goossens}@philips.com

Abstract

Continuing VLSI technology scaling raises several deep submicron (DSM) problems like relatively slow interconnect, power dissipation and distribution, and signal integrity. These problems are encountered particularly on long wires for global interconnect. As clock frequencies increase, scaled wires become relatively slower, and on-chip communication will be the limiting performance factor of future chips. We explain why efficiently sharing of the wires for long distance communication is the solution to this problem. We introduce networks on silicon (NoS), that route packets over shared (semi)-global wires. NoS performance is expected to be high, but comes at a cost. Balancing the performance and cost of a NoS is a major challenge, and we believe busses still have a role to play.

1 Technology trend

VLSI technology scaling has long followed Moore's law. No fundamental barriers have been identified that invalidate this law for at least another decade [12]. Moore's law predicts that chips in 2010 will count over 4 billion transistors, operating in the multi-GHz range. This abundance of transistors will make very complex systems on silicon (SoS) possible.

However, challenges at all abstraction levels of design will have to be addressed before such SoSs will become a reality. The three most important deep submicron (DSM) challenges, related to all abstraction levels, are: substantial wire delay, controlling power delivery and dissipation, and assuring signal integrity.

Until recently, on-chip wiring was cheap. Consequently architectural models have been employed that relied on low-latency communication to globally share expensive computational resources. Global wire delay stays at best constant under technology scaling and hence these wires become effectively slower compared to a gate delay. For example, for 130 nm technology the reachable distance of a repeated global signal in a clock cycle is no more than the length of a




Figure 1. The number of 50k blocks for future process technologies.

chip [4]. For 50 nm technology, crossing a chip with highly optimized interconnect takes between six and ten clock-cycles, clearly invalidating the low-latency assumption of today. Hence we must move to system-level architectures that scale with technology.

A feasible template for a future-proof architecture is constructed from processing nodes that do not grow in complexity with technology. Instead, as technology scales, the number of these processing nodes on the chip grows. An on-chip communication network then combines these nodes into a SoS [4].

Various publications show that the spanning wires in blocks of 50k gates scale with technology [4, 13]. This means that the aforementioned DSM issues can be handled by CAD tools, assuming their evolutionary improvement. Figure 1 shows the exponentially increasing amount of such 50k blocks for a large die in subsequent technologies; in 35 nm this number is approximately ten thousand (adapted from [13] and [4]). It remains to find a communication architecture that allows a SoS composed of these blocks to operate efficiently.

2 Networks on silicon are inevitable

Given the growing demand for and impact of interconnect on system cost and performance, it is worthwhile to optimize the utilization of wires. Ad-hoc global wiring struc-

08.10.2002

tures often lead to a huge number of wires with an average usage as low as 10% in time [2]. To control cost in this scenario, the wire packing density must be very high, which is not beneficial for the power and delay characteristics. Efficient mechanisms for sharing (semi)-global wires must solve this cost-performance dilemma.

In deep submicron technologies, (semi)-global wires need special attention for power, signal-integrity, and performance reasons. In the discussion below we show how special circuit techniques can handle these issues. Such techniques only work, however, when embedded in dedicated communication IP, which provides a more abstract interface.

Power is an issue for global interconnect because it costs more energy to send a bit of information over longer the wires. To reduce the communication delay, the energy consumption increases due to bigger drivers. Employing low-swing signaling for the global wires saves up to a factor four in power for these wires [15]. Implementing low-swing signaling requires special circuit techniques.

Signal integrity is hampered increasingly by growing capacitive and inductive coupling between wires. Capacitive noise coupling is the result of the large aspect ratio of wires in DSM technologies. Inductive noise coupling becomes more of a problem due to the decreasing transition times. IR drop¹ in the supply distribution increasingly contributes to the noise. The most effective way to make a connection robust against noise is application of differential signaling [7]. Differential signaling improves both the generation of and sensitivity to noise.

The signal propagation delay of an uninterrupted wire grows quadratically with its length; hence from a certain length onwards it is advantageous to partition the wire in segments with repeaters in between. The repeater insertion technique improves bandwidth and latency but at the cost of higher power consumption. Wire delay can be reduced by far wires with a lower resistance per unit length at the cost of lower wire density. Such wires behave like lossy transmission lines and require drivers with a resistance matched to the transmission line.

As a result, we believe that all inter-block communication will be implemented by hard-macro transmitters and receivers, employing low-swing differential signaling, with well-controlled interconnect instead of ad-hoc drivers handled by standard place-and-route tools. In this way, communication links can be realized with predictable performance and DSM robustness.

Currently, the prevalent on-chip interconnects are busses [1]. In a bus architecture, devices share a single transmission medium to communicate. At a given time,

¹Supply voltage drops are caused by high currents (I) flowing through the resistance (R) of the supply network. Since the supply voltage reduces under scaling IR drop worsens.




Figure 2. Structural view of a network on silicon consisting of processing nodes (P) and nodes supporting communication (R, B).

only one device has access to the shared medium. An arbitration mechanism is required to order simultaneous accesses. Such functionality is typically performed by a centralized bus arbiter. The performance of a shared-medium bus scales badly. For an increasing number of bus clients (i) individual clients get less bandwidth on average, and (ii) increased capacitive loads and wire length decrease the total bandwidth.

A solution that pairs scalable communication performance and minimal interconnect cost is expected from *networks on silicon* (NoS) where the SoS is considered as a network of components [2, 3, 1]. Figure 2 illustrates the hardware architecture of this concept. The outer components (marked P) exclusively perform processing and storage functions, whereas the inner components (marked B and R) form the NoS and cater to communication needs of the outer components. The basic building blocks of a NoS are routers (R).

A router forwards data from its input ports to its output ports in a concurrent fashion. To that end, a router of arity N contains a $N \times N$ switch matrix. Data packets make their way through the network based on the routing information in their headers. A link between two routers is implemented by a point-to-point connection. The links typically span medium to long distances ranging from several to over more than twenty millimeters. The actual length depends on the chosen topology of the network. For a mesh topology the links are relatively short, for a torus which is a mesh with wrap-around connections, some links have a length of half the edge of the chip. Links can be optimized for bandwidth, latency, power, or a combination of these, depending on performance requirements.

3 NoS requirements

An important characteristic of a future system-level architecture is the separation between computation and com-

PHNL021031RPP

08.10.2002

munication. A NoS allows the computational blocks to communicate with one other via a uniform interface. A uniform interface is advantageous because (i) it frees the core developer from having to make assumptions about the system in which the core will be used, and (ii) does not constrain the development of newer communication architectures by detailed interfacing requirements of particular legacy SoC components [6]. Several on-chip bus standards are evolving to realize this goal, most notably VCL, put forward by VSIA [14], and more recently, the Open Core Protocol [10].

The fundamental aim of a NoS is to provide flexible and efficient communication between the thousands of IP blocks in a system, with performance guarantees. In a typical SoS, the communication demands of different IP blocks show large variations. For example, data rates may be constant (e.g. digital video) or variable (e.g. compressed video). The importance of latency and jitter also varies greatly. Finally, the data granularity may range from single words to large blocks. A NoS should be able to offer different services to different clients. Each service class must be implemented efficiently, using a shared uniform infrastructure.

A high utilization of the network comes at a price. When the network starts to saturate, throughput and latency will show huge variations, which is not acceptable in real-time applications. Hence, the network should also provide guarantees, like loss-less data transport, minimal bandwidth, and bounded latency. The way packets are buffered and scheduled in routers, and the effects on performance guarantees has been the subject of intense research. Fundamentally, sharing and guarantees are conflicting, and efficiently combining guaranteed traffic with best-effort traffic is hard [11]. Although best-effort services are cheaper than guaranteed services we believe that the latter are essential because they enable compositional and scalable integration of the IP blocks [5]. It is up to the IP integrator at design time, and up to the application at run time, to make a trade off.

4 Performance and cost analysis of NoSs

The vision of previous sections is that the design of future SoSs will allow IP blocks to be plugged in at will to minimize communication costs, but without today's problems like timing closure. In this section we investigate the cost implications of system design based on a NoS. We hope the vision comes at acceptable cost. We hope that the overall cost of a NoS, including the full protocol stack to use it, turn out to be acceptable such that the integration blessings of NoSs do not change into a cost nightmare.

4.1 Performance

The aggregate bandwidth of a router is the product of the bandwidth per port, BW_{port} , the arity of the router (number of ports), N , and a utilization factor, $\alpha \leq 1$ corresponding to the router arbitration scheme.

$$BW_{router} = \alpha N BW_{port} \quad (1)$$

We discuss each in turn. The bandwidth per port is determined by the bandwidth of the link and the router data path. In short:

$$BW_{port} = B \min(BW_{wire}, BW_{router_data_path}) \quad (2)$$

where B is the width of the data path. The combined bandwidth of the B wires of a link is a function of the layout characteristics (e.g. total length), chosen signaling technique, and the budgets for power, delay, and area. A first-order expression for the bandwidth of a repeated global wire optimized for power-delay is

$$BW_{wire} = \frac{1}{3 \cdot 2 \cdot \frac{1}{2} \cdot FO4} \text{ (bits/sec)} \quad (3)$$

where $FO4$ is the delay of an inverter driving four equally sized inverters [4]. In a 100 nm technology, this yields 5 Gb/s per wire under worst-case environmental conditions. Notice that the bandwidth of repeated global wires scales with technology because such wires allow (wave) pipelining at the segments.

Running the router data path at 5 GHz is not feasible. An aggressive but realistic frequency is 1.25 GHz corresponding to the clock frequency of 50k gates blocks [4]. The critical function in the data path is the $N \times N$ switch. For N up to 20 it meets the 1.25 GHz data rate, using N 1-out-of- N multiplexors. The relaxed demand on the wires of the link can be used to reduce power dissipation and area.

The utilization factor, α , reflects the effectiveness of the router to resolve contention on the links. The queuing strategy, the queue sizes, and the schedule algorithm all strongly influence α . Accordingly, many queuing policies and scheduling algorithms have been presented in the literature. For example, $\alpha = 0.59$ for infinite fifo input queues with uniform and independent traffic. (Virtual) output queuing gives $\alpha = 1$ under the same conditions, but at the cost of larger queues and a more complex scheduling algorithm [8]. Static scheduling techniques like (time-division-multiplexed) circuit switching can also improve the utilization factor.

Hence, in 100 nm technology, the bandwidth of a 32 bit router port is approximately 5 GByte/sec.

4.2 Cost

Three main components contribute to the area cost of a router: the switch, the control logic, and the packet queues.

PHNL021031EPP

08.10.2002

The switch allows N simultaneous connections from the N inputs to the N outputs which results in B arrays of $N \times N$ wires, giving rise to an $O(N^2)$ area cost.

The control logic of a router is made up of the switch-matrix schedule unit and other configuration logic. The delay of a schedule cycle varies greatly per algorithm (for example, for virtual output queuing from $O(1)$ to $O(N^{3/2})$ [9]); it is important for two reasons. First, it determines the lower bound for latency that a flit² incurs to traverse the router. Second, it affects the size of the queues. The longer a schedule cycle, the more data arrive, given a fixed bandwidth of a port BW_{port} . This leads to deeper queues, and higher area cost.

The three aforementioned queuing strategies require queues of size $O(N)$ to $O(N^2)$ flits. Scheduling algorithms perform better with deeper queues, with a decreasing return.

Besides routers, a significant amount of area is consumed by so-called *network interfaces* (NI) modules. These modules translate the IP transactions for a given connection to packets that are sent over the network, and vice versa. Packets can be sent once the payload has been completely accepted by the NI. Hence, the buffers must be dimensioned such that, at least a complete packet for every simultaneously active connection can be stored.

The trade off between utilization α and the cost is a complex one, but of importance to the viability of NoSs.

5 The future role of busses

In sections 1 and 2 we have argued that NoSs are essential to solve SoS integration in a scalable fashion. While Section 4.2 raised some general cost issues, we will now more concretely consider the trade off between busses and NoSs. *Will packet-switched NoSs completely replace current busses in future SoSs, or will a hybrid approach emerge?* We believe that shared busses may have a role to play in first-level communication (B in Figure 2) for the following reasons.

First, typical IP blocks underutilize the bandwidth capacity of an individual router port. All router ports offer the same bandwidth that is inherent to the architecture, whereas the bandwidth requirements of IP blocks varies greatly. A shared memory module needs typically much higher (peak) bandwidth than a streaming peripheral device. Single word transfers, variable bit rates, bursty IO, and much lower clock rates for IP blocks than for the NoS further waste bandwidth. This means that the communication needs of a number of IP blocks can be aggregated using a bus before the capacity of a network link is reached.

Second, network interfaces are more expensive (in terms of area) than a bus adaptor. Using a bus as a first-level traf-

²Flit stands for flow control unit, the atomic portion of data handled per schedule cycle. A packet is decomposed in flits.




Figure 3. A shared-medium bus seems a cost-effective way to connect the IP to the packet-switched network.

fic concentrator, trading bus adaptors for network interfaces thus reduces the overall cost of IP-NoS interfacing. We expect that the overhead of a bus and its network interface are outweighed.

Finally, the number of routers is reduced significantly when busses are used as the first-level interconnect. Routers are larger than busses due to their packet queues and more complex scheduling. We give an example below.

An example of the heterogeneous communication architecture is depicted in Figure 3: A router of arity three surrounded by twelve IP blocks is shown. Two shared-medium busses, each connected to six 50k gates IP blocks, communicate with the router via two network interfaces. These have two functions: first they schedule the transactions on the bus, and second they give the bus clients access to the packet-switched network. The third part of the router provides communication to the remainder of the network. Figure 4 shows an architecture using only routers. Now three routers of arity five and one of arity four are needed.

The suggested shared-medium bus has a length of $35k\lambda$, where λ is half of the length of a minimal transistor. Global wires of this length will not be the bottle-neck of bus performance.³

The feasibility of hybrid NoSs hinges on the right implementation of the busses. First, they must be shared wires, as opposed to switches. Second, their arbitration must be combined, or at least compatible with, the scheduling taking place in the network interfaces, to offer uniform end-to-end network services.

We see a future for hybrid NoSs, with first-level communication over a shared-medium bus, and the higher levels using a packet-switched network. Perhaps a packet-switched network can be seen as a distributed and scalable implementation of a logical bridge that connects all the local busses of the SoS. Deciding how many IP blocks can use a local bus

³Minimum-delay wire segments have a length of $28k\lambda$, wire segments optimized for power-delay product have a length of $48k\lambda$. These lengths scale with technology like the edge of 50k blocks [4].

08.10.2002




Figure 4. IP to IP communication based on a homogeneous router network.

before connecting to the router network is a question that must be answered foremost.

6 Conclusion

We have argued in Section 1 that future systems on silicon (SoS) will be composed of large numbers of processing nodes (or IP blocks). Each processing node is relatively small (50k gates) to scale with technology, and can be handled by CAD tools, assuming their evolutionary improvement. The interconnect and communication between these blocks then becomes an essential function in itself (Section 2), leading to networks on silicon (NoS). A NoS is based on packet switching to flexibly share link capacity between the network clients, and to provide pluriform communication services over a uniform infrastructure. Both efficiency, provided by best-effort traffic, and predictable performance, such as guaranteed throughput and latency, are important (Section 3). Efficiently combining them is a challenge. Section 4 showed that the performance of a NoS depends on many factors, but is expected to be high. The cost of a NoS can be stated in terms of area (routers, network interfaces), utilization of wires, and speed (latency). They can be traded off against one another, but also, perhaps more interestingly, against the cost of busses. A hybrid NoS using shared-wire busses to communicate locally, and accumulating traffic for a core router network is a promising architecture that deserves to be investigated.

References

- [1] L. Benini and G. D. Micheli. Networks on chips: A new SoC paradigm. *IEEE Computer*, 35(1):70–80, Jan. 2002.
- [2] W. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In *Proc. of DAC*, 2001.

- [3] P. Guerdier and A. Griniez. A generic architecture for on-chip packet-switched interconnections. In *Proc. of DATE*, 2000.
- [4] R. Ho, K. W. Mai, and M. A. Horowitz. The future of wires. *Proceedings of the IEEE*, 89(4), April 2001.
- [5] K. Goossens, J. van Meerbergen, A. Pecters and P. Wolage. Networks on silicon: Combining best-effort and guaranteed services. In *Proc. of DATE*, 2002.
- [6] K. Labini, A. Raghunathan, and S. Dey. Evaluation of the traffic-performance characteristics of system-on-chip communication architectures. In *Proc. of Int. Conf. on VLSI Design*, 2001.
- [7] Y. Massoud, J. Kawa, D. MacMillen, and J. White. Modeling and analysis of differential signaling for minimizing inductive cross-talk. In *Proc. of DAC*, 2001.
- [8] N. McKeown, A. Mekkinikul, V. Anantharam, and J. Walrand. Achieving 100% throughput in an input-queued switch. *IEEE Transactions on Communications*, 47(8), August 1999.
- [9] N. W. McKeown. *Scheduling Algorithms for Input-Queued Cell Switches*. PhD thesis, University of California, Berkeley, 1995.
- [10] Open core protocol specification version 1.0. <http://www.sonicinc.com>, 1999.
- [11] J. Rexford and K. G. Shin. Support for multiple classes of traffic in multicomputer routers. In *Proceedings of the Parallel Computer Routing and Communication Workshop*, pages 116–130, May 1994. *Lecture Notes in Computer Science* 853.
- [12] S. Rusu. Trends and challenges in vlsi technology scaling towards 100nm (invited paper). In *Proc. of ESSCIRC*, 2001.
- [13] D. Sylvester and K. Keutzer. Impact of small process geometries on microarchitectures in systems on a chip. *Proceedings of the IEEE*, 89(4), April 2001.
- [14] On chip bus attributes specification 1 OCB 1 1.0, on-chip bus DWG. <http://www.vsl.org/library/specs/summary.htm>.
- [15] H. Zhang, V. George, and J. M. Rabasey. Low-swing on-chip signaling techniques: Effectiveness and robustness. *IEEE Transactions on VLSI*, 8(3), June 2000.

PHNL021031EPP

08.10.2002

Trade-Offs in the Design of a Router with Combined Guaranteed and Best-Effort Services for Networks on Chip

Edwin Rijpkema, Kees Goossens, Andrei Rădulescu, Jef van Meerbergen, and Paul Wielage
Philips Research Laboratories, Eindhoven, The Netherlands
E-mail: edwin.rijpkema@philips.com

ABSTRACT

Managing the complexity of designing chips containing billions of transistors requires decoupling computation from communication. For the communication, scalable and compositional interconnects (such as networks on chip (NoC)) must be used. In this paper we show that guaranteed services are essential in achieving this decoupling. Guarantees typically come at the cost of inefficient resource utilization. To achieve efficiency, they must be used in combination with best-effort services. We describe a NoC architecture that efficiently combines guaranteed and best-effort services. The key element of our NoC is a router consisting conceptually of two parts: the so-called guaranteed throughput (GT) and best-effort (BE) routers. Both offer data integrity, lossless and in-order data delivery. Additionally, the GT router offers guaranteed throughput and latency services. We combine the GT and BE router architectures efficiently by sharing router resources, enabling high link utilization. The guarantees are never affected by the BE traffic, and links are efficiently utilized because BE traffic uses all bandwidth left over from GT traffic. Connections are programmed using BE packets. The programming model is robust, concurrent, and distributed. It enables run-time and compile-time, deterministic and adaptive connection management. For all our architectural choices, we show the trade-offs between hardware complexity and efficiency, and motivate our choices.

1. INTRODUCTION

Recent advances in technology raise the challenge of managing the complexity of designing chips containing billions of transistors. A key ingredient in tackling this challenge is *decoupling the computation from communication* [9, 15]. This decoupling allows IPs (the computation part), and the interconnect (the communication part) to be designed independently from each other.

In this paper, we focus on the communication part. Existing interconnects (e.g., buses) may no longer be feasible for chips with many IPs, because of the diverse and dynamic communication requirements. *Networks on a chip (NoC)* are emerging as an alternative to existing on-chip interconnects because they (a) structure and manage global wires in new deep-submicron technologies [2, 3, 4, 6], (b) share wires, lowering their number and increasing their utilization [4, 6], (c) can be energy efficient and reliable [2], and (d) are scalable when compared to traditional buses [7].

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.
Copyright 2001 ACM X-XXXXX-XX-X/XX/XX ...\$5.00.

Decoupling the computation from communication requires that services that IPs use to communicate (a) are well-defined, and (b) hide the implementation details of the interconnect [9], see Figure 1(a). NoCs again help, because they are traditionally designed using layered protocol stacks [14], where each layer provides a well-defined interface which decouples service usage from service implementation [15, 3].

In particular, *guaranteed services* are essential because they make the requirements on the NoC explicit, thus limiting the possible interactions (a stricter contract) of IPs with the communication environment. As a result, IP design is simpler. IPs can also be designed independently, because their guaranteed services are not affected by the interconnect or by other IPs. This is essential for a compositional construction (design and programming) of systems on chip. Moreover, for guaranteed services, failures are restricted to the IP configuration phase (a service request is either granted or denied by the NoC) which simplifies the IP programming mode [6]. We view the guaranteed services to be offered by an interconnect as a requirement from the applications, see Figure 1(b).

The drawback of using guaranteed services is that they require resource reservation for worst-case scenarios. As a consequence, resources may not be efficiently utilized, which may not be acceptable in a system on a chip where cost constraints are typically very tight, see Figure 1(c). To overcome this problem, *best-effort services* can be used for less critical communication requirements to fully utilize the available resources. Using best-effort services, however, provide no guarantees.

A compromise between using guarantees only and having an efficient interconnect is to combine guaranteed and best-effort services. Guaranteed traffic should not be affected by best-effort traffic, while best-effort traffic may use all the resources not used by




Figure 1: Network services (a) hide the interconnect details and allow reusable components to be built on top of them, (b) are driven by the application requirements, (c) their efficiency relies on technology and network organization, and (d) are built using a layered approach.

guaranteed traffic. Guaranteed services would then be used for the critical traffic requirements, and best-effort services for non-critical traffic requirements.

In this paper, we first list a set of network-independent communication services that are essential in chip design. In the following sections, we show the trade-offs between efficiency and cost that we make in our NoC. In Section 3, we present the trade offs and take decisions on network-related issues. In Section 4, we zoom into the internals of the key component of our NoC: a router which efficiently combines guaranteed and best-effort services.

2. SERVICES

The increasing complexity of integrated circuits, and the strong time-to-market pressure require modular designs and IP reuse. Decoupling computation from communication in chip design serves both these two requirements [9]. This decoupling is realized by defining communication interfaces that provide well-defined services and hide the implementation details of the interconnect.

We show in Section 1, that guaranteed services are essential to simplify IP design and integration. Examples of such guaranteed services are *data integrity*, which assumes the data is delivered uncorrupted, *lossless data delivery*, which means no data is dropped in the interconnect, *in-order data delivery*, which specifies that the order in which data is delivered is the same order in which it has been sent. Other guarantees offer time-related bounds, such as *throughput* and *latency*.

Guarantees require resource reservation for worst-case scenarios, which can be expensive. For example, guaranteeing throughput for a stream of data implies reserving bandwidth for its peak throughput, even when its average is much lower. As a consequence, when using guarantees, resources are often underutilized.

Resources are better utilized when best-effort traffic is used. *Best-effort services* do not reserve any resources, and hence provide no guarantees. As a consequence, their performance is dictated by boundary conditions, such as interconnect load. For example, a connection may become temporarily lossy in a congested network, if the network resolves congestion by dropping data.

Best-effort services use resources well because they are typically designed for average-case scenarios as opposed to worst-case scenarios. They are also easy and fast to use, as they require no resource reservation. Their main disadvantage is their unpredictability: one cannot rely on a given performance (i.e., they do not offer guarantees). In the best case, if certain boundary conditions are assumed, a statistical performance can be derived.

The requirements for guaranteed services and the efficiency constraint (good resource utilization) are conflicting. But a first step to a predictable and low-cost interconnect is combining the guaranteed and best-effort services in the same interconnect. Guaranteed services would be used for critical traffic requirements, and best-effort services for non-critical traffic requirements. For example a video processing IP will typically require a lossless, in-order video stream with guaranteed throughput, but possibly allows corrupted samples. Another example is cache updates which require uncorrupted, lossless, low-latency data transfer, but ordering and guaranteed throughput are less important. In Section 4.3 we show how combining guaranteed and best-effort services efficiently uses common resources. In the remainder of this section we analyze the minimum level of abstraction at which the communication services must be offered to hide the network internals.

Traditionally, network services have been implemented and offered using a layered protocol stack, typically aligned to the ISO-OSI reference model [14]. NoCs also take this approach [2, 3, 6, 15], because it structures and decomposes the service implementa-

tion, and the protocol stack concepts aid positioning of services.

To achieve the decoupling of computation from communication, the communication services must be offered at least at the level of the transport layer in OSI reference model. It is the first layer that offers end-to-end services, hiding the network details; see Figure 1(d) [3].

The lowest three layers in the protocol stack, namely physical, data-link and network layers, are network specific. Therefore, these services should not be visible to the IPs if decoupling between computation from communication is desired. However, these layers are essential in implementing the services, because constructing guarantees without guarantees at the layer below is either very expensive, or even impossible. For example, implementing a lossless communication on top of a lossy service requires acknowledgment, data retransmission, and filtering duplicated data. This leads to a significant increase in traffic, and also a trade off between large buffer space requirements and long delays. Even worse, providing guarantees for time-related services is impossible if lower layers do not offer these guarantees. For example, throughput can not be guaranteed if communication at a lower layer is lossy. As a consequence, guarantees can only be built on top of guarantees, see Figure 1(b). Similarly, a layer's efficiency is based on efficient implementations of the layers below it, see Figure 1(c).

The NoC services that we consider essential for chip design are: data integrity, lossless data delivery, in-order delivery, throughput, and latency. Data integrity is always guaranteed. All the other services can be guaranteed or not, depending on request. In the next section, we describe briefly how these services are provided by our NoC, and in Section 4 we describe in detail how our router architecture enables an efficient implementation of these services.

3. NETWORKS ON CHIP

Currently, the prevalent on-chip interconnects are buses and switches [10]. These are *single-hop* interconnects, meaning that there is no storage in the interconnect itself. Scalable interconnects require multiple hops with storage in every hop (router). This introduces a number of new issues, which we discuss in this section.

General computer network research is a mature research field [16] which has many issues in common with NoCs. However, two significant differences between computer networks and on-chip networks make the trade offs in their design very different [4]. First, routers of a NoC are more resource constrained than those in computer network, in particular in the control complexity and in the amount of memory. Second, communication links of a NoC are relatively shorter than those in computer networks, allowing tight synchronization (network flow control) between routers.

These two characteristics have a direct impact on the NoC service implementation. In a NoC, it is possible to solve the data integrity at the data-link layer at a low cost. We, therefore, assume it solved at the network layer and higher. Lossless transport of data is guaranteed by our routers. However, to allow consumers slower than producers, the network may be allowed to drop data at its edge. Consequently, the designer may choose either for (a) a lossless connection (i.e., implementing end-to-end flow control), or (b) a lossy connection (i.e., without flow control). In-order delivery is again guaranteed by our router (i.e., routers do not reorder data between a given input port and a given output port). End-to-end ordering of data, however, has to be provided on top of this at the network edge when data is transported on different routes with different delays. Offering guaranteed and best-effort throughput and latency services is also implemented by the routers. These router services together with the programming model explained in Section 4.3.2 offer network throughput and latency services.

PHNL021031EPP

We identify four important issues in the design of the router network architecture. These are: the *switching mode*, *routing*, *contention resolution*, and *network flow control*. Equally important, *end-to-end flow control* and *congestion control* are handled in our NoC at the network edge instead of the routers; we therefore omit their discussion here.

3.1 Switching Mode

The *switching mode* of a network specifies how data and control are related. We distinguish *circuit switching* and *packet switching*.

In circuit switching data and control are separated. First the control is provided to the network (*connection set up*). This results in a *circuit* over which all subsequent data of the connection is transported. In *time-division switching* bandwidth is shared by time-division multiplexing connections over circuits. Circuit-switched networks inherently offer time-related guaranteed services when resources are reserved during the connection set up.

In *packet switching* data is divided into *packets* and every packet is composed of a control part (the *header*), and a data part (the *payload*). Network routers inspect, and possibly modify, the headers of incoming packets to switch the packet to the appropriate output port. Since in packet switching the packets are self contained, there is no need for a set-up phase to allocate resources. Best-effort services are therefore naturally provided by packet switching.

3.2 Routing

Routing is the determination of the route (or path) that the data follows from source to destination. There are two basic approaches: *source routing* and *destination routing*. In source routing, the network interface at the source computes the complete route to the destination. In destination routing, only the network address of the destination is specified, and every router selects the appropriate output based on the address. We refer to [17] for several classes of routing functions.

In circuit switching, routing takes place at connection set up, i.e., once for all data in that connection. In packet switching, routing is done for every individual packet sent over the network. In both cases, source and destination routing are possible. We currently consider source routing because it is independent of the router network topology, which is not yet determined.

3.3 Contention Resolution

When a router attempts to send multiple data items over the same link at the same time *contention* is said to occur. As only one data item can occupy a link at any point in time a selection among the contending data must be made; this process is called contention resolution. Three approaches exist: avoiding contention, dropping data (one of the contending data item is transmitted and the remainder are deleted), and scheduling (or sequentializing) data (all data items are sent in turn; some data items are therefore delayed).

In circuit switching contention resolution takes place at set up at the granularity of connections, so that data sent over different connections do not conflict. Thus, there is no contention during data transport, and time-related guarantees can be given.

In packet switching contention resolution takes place at the granularity of individual packets. Dropping packets is possible, but for a lossless service (a) it adds complexity to the network (acknowledgments, retransmission, etc.), and (b) it ultimately increases the traffic because dropped packets need to be resent. Thus, scheduling data is the only remaining option.

3.4 Network Flow Control 08.10.2002

Network flow control, also called *routing mode* deals with the limited amount of buffering in routers and data acceptance between routers. In circuit switching connections are set up. The data sent over these connections is always accepted by the routers and hence no network flow control is needed. In packet switching, data must be buffered at every router before they are sent on. Because routers have a limited amount of buffering they accept data only when they have enough space to store the incoming data.

There are three types of flow control, namely *store and forward*, *virtual cut-through*, and *wormhole* routing. In store-and-forward routing, an input packet is received and stored in its entirety before it is forwarded to the next router. This requires storage for the complete packet, and implies a per-router latency of at least the time required for the router to receive the packet.

In virtual cut-through routing a packet is forwarded as soon as the next router guarantees that the complete packet will be accepted. Only when no guarantee is given, the whole packet is stored in the router. Thus, virtual cut-through routing requires buffer space for a complete packet, like store and forward routing, but allows lower-latency communication.

In wormhole routing packets are split in so-called *flits* (flow control digits). A flit is passed to the next router when that router accepts that flit, even when there is not enough buffer space for the complete packet. As soon as a flit of a packet is sent over an output port, that output port is reserved for flits of that packet only. When the first flit of a packet is blocked the trailing flits can therefore be spread over multiple routers, blocking the intermediate links. Wormhole routing requires the least buffering (buffer flits instead of packets) and also allows low-latency communication. However, it is more sensitive to deadlock and generally results in lower link utilization than virtual cut-through routing.

We opt for wormhole routing because it offers low latency, which is one of our targeted services, and because it has the lowest cost in terms of buffering, which is expensive on-chip.

4. A COMBINED GT-BE ROUTER

Section 2 defines our requirements for NoCs in terms of services that are to be offered, in particular, both guaranteed and best-effort services. The previous section introduces a number of general networking issues that will be built upon here. In the following two subsections we show that the guaranteed and best-effort services can conceptually be described by two independent router architectures. The combination of these two router architectures is efficient and has a flexible programming model, as described in Subsection 4.3.

4.1 A GT Router Architecture

Our guaranteed-throughput (GT) router must guarantee uncorrupted, lossless and ordered data transfer, and both throughput and latency over a finite time interval. As mentioned earlier, data integrity is solved at the data-link layer; we do not address it further. No data is dropped by the GT router because we use a variant of circuit switching (described in the next section). Data is transported in fixed-size blocks, further explained below. As only one block is stored per input in the GT router, blocks remain ordered. We now turn to the more challenging time-related guarantees, namely throughput and latency.

4.1.1 Time-related Guarantees

Latency is defined as the time a packet spends in the network. Guaranteeing latency, therefore, means that a worst-case upper bound must be given for this time. Here we define throughput

PHNL021031EPP

for a given producer-consumer pair as the amount of data transported by the network over a finite, fixed time interval. Guaranteeing throughput means giving a lower bound.

We observe that guaranteeing latency in a lossless router is difficult because contention requires scheduling and hence delays. Guaranteeing throughput is less problematic. Rate-based packet switching (for an overview see [18]) offers guaranteed throughput over a finite period, and hence a latency bound. This bound is very high, however, and the cost of buffering is also high. Deadline-based packet switching [13] offers preferential treatment for packets close to their deadline. This allows differential latency guarantees (under certain admissible traffic assumptions), but also at high buffer costs.

Circuit switching solves the contention at set up, so naturally providing guaranteed latency and throughput. Circuits can be pipelined to improve throughput [5], at the cost of additional buffering and latency. Time-division multiplexing connections over pipelined circuits additionally offers flexibility in bandwidth allocation. This requires a notion of router synchronicity, which is possible because a NoC is better controllable than a general network. We explain this variation in more detail in the next subsection. The associated programming model is described in Section 4.3.2.

4.1.2 Contention-free Routing

A router uses a *slot table* to (a) avoid contention on a link, (b) divide up bandwidth per link, and (c) switch data to the correct output. Every slot table R has S fixed-size time slots (rows), and N router outputs (columns). There is a logical notion of synchronicity: all routers in the network are in the same slot. In a slot s at most one block of data can be read/written per input/output port. The next slot $(s+1)\%S$, the read blocks are written to their appropriate output ports. Blocks thus propagate in a store and forward fashion. The latency a block incurs per router is equal to the duration of a slot. Bandwidth is guaranteed in multiples of block size per S slots.

The entries of the slot table map outputs to inputs for every slot: $R(s, o) = i$. An entry is empty, when there is no reservation for that output in that slot. No contention arises because there is at most one input per output. Sending a single input to multiple outputs (multicast) is possible.

The slots reserved for a block along its path from source to destination increase by one (modulo S). If slot s is reserved in a router, slot $(s+1)\%S$ must be reserved in the next router on the path. The assignment of slots to connections in the network is an optimization problem, and is described in Section 4.3.3. Section 4.3.2 explains how slots are reserved in the network, by means of best-effort packets.

4.2 A BE Router Architecture

Best-effort (BE) traffic can have a better average performance than offered by guaranteed services. This depends on boundary conditions, such as network load, that are unpredictable. Best-effort services thus fulfill our efficiency requirement, but without offering time-related guarantees. This section describes an architecture for a best-effort service with uncorrupted, lossless, in-order data transport.

The router efficiency is influenced by both its complexity and its utilization. In Section 3 we have justified our choice for routing (source routing) and network flow control (wormhole). Now we determine the contention resolution scheme that is used. It has two components: buffering and scheduling. Our router prototypes show that the buffering costs dominate the cost of the router. The main trade off in Section 4.2.1 is therefore between buffer costs and link utilization, which are both critical resources. For the chosen

buffering strategy an efficient scheduling algorithm is needed in Section 4.2.2, trading off link utilization and schedule complexity.

4.2.1 Buffering Strategy

The buffering strategy determines the location of buffers inside the router. We distinguish *input queuing*, *output queuing*, and *virtual output queuing*. In the following, N is the number of inputs (equal to the number of outputs) of the router. We believe that in a balanced solution the rates at which routers and links operate is equal. Slower routers require more buffering, and faster routers are not feasible as links operate at high speed.

In input queuing there is a single queue per input, resulting in the lowest buffer cost (N logical queues in N physical memories) of all three approaches. However, due to the so-called *head-of-line blocking*, for large N network utilization saturates at 59% [8]. Therefore, input queuing results in weak utilization of the links.

Output queuing can increase the link utilization to 100% by having N queues at each output, or N^2 queues, with as many physical memories. It is better to have fewer larger memories than more smaller memories because the overhead of small RAMs is very high. Overclocking the router by a factor N to use N memories is not possible, as argued previously. So the number of memories depends quadratically on N , hence output queuing is not scalable.

Virtual output queuing [1] (VOQ) combines the advantages of input queuing and output queuing. It has the buffering complexity of input queuing and the link utilization of output queuing. As for output queuing, there are N^2 logical queues, but they are combined in N physical memories at the inputs as for input queuing. For every input i there are N queues $Q(i, o)$, one for each output o , see Figure 2. There is at most one write to these queues. The difference between output and VOQ is the additional constraint that there can be at most one read from this group of N queues. (This enabled the mapping of all input queues of the same input to one memory.) This additional constraint has to be taken into account by the scheduling. 100% link utilization can still be achieved, when N is large [12].

We select VOQ because it combines high link utilization with moderate buffer costs.

4.2.2 Matrix Scheduling

This section shows how link contention and memory contention (imposed by VOQ) are resolved. Matrix scheduling solves both kinds of contention by ensuring that every VOQ memory is read at most once, and every output (link) is written to at most once. The scheduling problem can be modeled as a bipartite graph matching problem as follows. Every input port i is modeled by a node u_i and every output port o by a node v_o . There is an edge between u_i and v_o if and only if queue $Q(i, o)$ is non-empty. A *match* is a subset of these edges such that every node is incident to at most one edge. For example, Figure 3(c) is a match of Figure 3(a). The number of edges in the match is its size; a match is *maximal* when no edges can be added to it. A *maximum size match* is a largest size match.

Although optimal, there are two reasons not to consider only




Figure 2: Schematic of a router using virtual output queuing.




Figure 3: The three steps of a single iSLIP iteration.

maximum size matches. First, maximum size matching algorithms have $O(N^{3/2})$ complexity. Since matrix scheduling is done at fit rate this is not feasible for large N . Second, maximum size matching algorithms can be unfair, which can result in starvation, i.e., some queues are never served.

There are several matching algorithms; see [11] for a thorough discussion. We select the iterative SLIP (iSLIP) matrix scheduling algorithm [11], because it has a low complexity, avoids starvation, and provides increasing performance as the number of iterations grows. It reaches a maximal match in $\log_2(N)$ iterations. Even a single iteration considerably outperforms input queuing, and can be efficiently implemented in hardware. Multiple iterations increase the latency of the control path, and hence the fit size (as explained in Section 4.3.1). We consider using 1-SLIP because multiple iterations give only marginal improvement.

A single iSLIP iteration has three steps, illustrated by an example in Figure 3 for $N = 4$. In the first stage, see Figure 3(a), every non-empty queue $Q(i, o)$ requests access to output port o from input port i . In the second stage, see Figure 3(b), every output port o grants one request, solving link contention at the output ports. In the third stage, see Figure 3(c), every input port i accepts one grant, to resolve memory contention at the input port. We extend iSLIP to take network flow control into account.

4.3 Combining the GT and BE Routers

The GT and BE router architectures are combined to share resources, in particular the links, memories, and switches. Moreover, best-effort traffic enables a packet-based programming model for the guaranteed traffic, as shown later, in Section 4.3.2.

The principal constraint for a combined router architecture is that guaranteed services are never affected by best-effort services. Figure 4(a) shows that, conceptually, the combined router contains both router architectures (fat lines represent data transport, thin lines represent control transport). Incoming data is switched to either the GT or the BE router. The GT traffic (the traffic that is served by the GT router) has the higher priority, to maintain guarantees. This is ensured by the arbitration unit, which therefore affects the best-effort scheduling. Furthermore, best-effort packets can program the guaranteed router, as shown by the arrow labeled program. Thin lines going from the right to the left indicate network flow control, which is only required for best-effort packets because guaranteed blocks never encounter contention.

On a shared link only one BE or GT data item can arrive or be sent at any point in time. Thus GT and BE memories can be shared, keeping the number of memories at N , with $N + N^2$ logical queues in total. Figure 4(b) shows that the data path consisting of memories and switch matrix is shared, and that the control paths of the BE and GT routers are separate, yet interrelated. Moreover, the arbitration unit of Figure 4(a) has been absorbed by the BE router. The following subsection shows how this can be done.

4.3.1 Arbitration and Fit Size

When combining GT and BE traffic in a single network the im-




Figure 4: Two views of the combined GT-BE router.

part on the network flow control scheme must be taken into account. Recall from Section 3.4 that a BE fit is the smallest unit at which flow control is performed. In other words, the BE scheduling, using iSLIP, can only react to GT blocks at fit granularity. To avoid alignment problems, the block size (B words) is a multiple of the fits (F words, with $B = \ell F$). ℓ is constant; we prefer a small ℓ and F to decrease the store-and-forward delay for guaranteed traffic.

We extend iSLIP to handle the combination of GT and BE traffic. In this combination GT traffic always has priority over BE traffic. This is to ensure that guarantees are never corrupted.

4.3.2 Programming Model

In this section we show how GT connections are set up and torn down by means of BE packets. To ensure scalability, programming must not require global or centralized resources. Section 4.1.2 explains why our contention-free routing uses slot tables; we now see that they are distributed over routers for scalability.

Initially the slot table of every router is empty. This means that GT connections can only be set up using BE packets, unless an additional communication infrastructure is introduced solely for programming. Two special packets, Reset and Start, are used to reset and start the NoC, respectively. They progress by flooding, and are not subject to the usual network flow control. We will not discuss them further. There are three system packets: SetUp, TearDown, and AckSetUp. They are used to program the slot table in every router on their path.

The SetUp packet is used to create a connection from a source to a destination, and travels in the direction of the data ("downstream"). AckSetUp acknowledges a successful set up, and flows upstream. The TearDown packet destroys (partially) existing connections, and can travel in either direction. SetUp packets contain the source of the data, the path to their destination, and a slot number. Every router along the path of the SetUp packet checks if the output to the next router in the path is free in the slot indicated by the packet. If it is free, the output is reserved in that slot, and the SetUp packet is forwarded with an incremented (modulo S) slot. Otherwise, the SetUp packet is discarded and a TearDown packet returns along the same path. Thus every path must be reversible; this is the only assumption we make about the network topology. These upstream TearDown packets free the slot, and continue with a decremented slot. Downstream TearDown packets work similarly, and remove existing connections. A connection is successfully created when an AckSetUp is received, else a TearDown is received.

The programming model is pipelined and concurrent (multiple system packets can be active in the network simultaneously, also from the same source) and distributed (active in multiple routers). Given the distributed nature of the programming model, ensuring consistency and determinism is crucial. The outcome of programming may depend on the execution order of system packets, but is always consistent. The next section shows how to use the programming model.

4.3.3 Slot Allocation

This section explains ways to determine the slots specified in SetUp packets. A slot allocation for a single connection requires that, at every router along the path, the required output is free in the appropriate slot. Therefore, interference of SetUp packets of multiple connections can be completely avoided if connections are set up with conflict-free slots or paths. All execution orders of SetUp packets then give the same result.

Computing an optimal slot allocation is complex and requires a global network view. It can be used only for small problem instances. To reduce computational cost, heuristics can be used, but this probably leads to non-optimal solutions. Compile-time slot allocations from both approaches can be recreated deterministically at run time, concurrently and distributedly (because all SetUp packets are conflict-free).

At run time, a global view requires a centralized slot allocation. This impairs scalability and slows down programming. Run-time distributed slot allocation is scalable, but lacks a global view. This typically results in suboptimal slot allocation. Moreover, SetUp packets may interfere, making programming more involved, and perhaps non-deterministic. However, dynamic connection management at high rates will require distributed slot allocation. In a simple distributed greedy algorithm, all sources repeatedly generate random slot numbers for each set up until their connection succeeds.

We conclude that our programming model allows both compile-time and run-time slot allocation. Computational complexity, deterministic results, and scalability can be balanced according to system requirements.

5. CONCLUSIONS

Managing the complexity of designing chips containing billions of transistors requires decoupling computation from communication. For communication, networks on chip (NoC) are emerging as an alternative for existing interconnects to solve technological, performance, and scalability problems.

In this paper we show that guaranteed services are essential to provide predictable interconnects that enable compositional system design and integration. However, guarantees typically utilize resources inefficiently. Best-effort services overcome this problem but provide no guarantees. So, combining guaranteed and best-effort services allows efficient resource utilization, yet still providing guarantees for critical traffic.

Time-related guarantees, such as throughput and latency, can only be constructed on a NoC that intrinsically has these properties. We therefore define a router-based NoC architecture that combines guaranteed and best-effort services. Thus, the router architecture has conceptually two parts: the guaranteed throughput (GT) and best-effort (BE) routers. Both offer data integrity, lossless data delivery, and in-order data delivery. Additionally, the GT router offers guaranteed throughput and latency services using pipelined circuit switching with time-division multiplexing. This requires a notion of synchronicity: at each time slot at most one block of data is communicated over a link. The GT router has low latency and moderate memory requirements. The BE router uses packet switching, wormhole routing, and virtual output queuing with iSLIP. The BE router has low latency, high link utilization, and moderate memory requirements.

We combine the GT and BE router architectures efficiently by sharing router resources. The guarantees are never affected by the BE traffic, and links are efficiently utilized because BE traffic uses all bandwidth left over by GT traffic. Connections are programmed

using BE packets. The programming model is robust, concurrent, and distributed. It enables run-time and compile-time, deterministic and adaptive connection management.

For all our architecture choices, we show the trade offs between hardware complexity and efficiency, and motivate our choices.

In conclusion, we describe and motivate a combined guaranteed and best-effort router, which is an essential component in a NoC. It fulfills our requirements by providing guaranteed services, and satisfies the efficiency constraint by good resource utilization.

6. REFERENCES

- [1] M. Ali and M. Youssefi. The performance analysis of an input access scheme in a high-speed packet switch. In *INFOCOM'91*.
- [2] L. Benini and G. De Micheli. Powering networks on chips. In *ISSS'01*.
- [3] L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. *IEEE Computer*, 35(1):70-80, 2002.
- [4] W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In *DAC'01*.
- [5] A. deHon. Robust, high-speed network design for large-scale multi-processing. Technical Report 1445, MIT, AI Laboratory, Sept. 1993.
- [6] K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielaga. Networks on silicon: Combining best-effort and guaranteed services. In *DATE'02*.
- [7] P. Guernier and A. Grunier. A generic architecture for on-chip packet-switched interconnections. In *DATE'00*.
- [8] M. J. Karol, M. G. Hluchij, and S. P. Margao. Input versus output queuing on a space-division packet switch. *IEEE Trans. on Communications*, COM-35(12):1347-1356, 1987.
- [9] K. Keutzer, S. Malik, A. R. Newton, J. M. Rabaey, and A. Sangiovanni-Vincentelli. System-level design: Orthogonalization of concerns and platform-based design. *IEEE Trans. on CAD of Integrated Circuits and Systems*, 19(12):1523-1543, 2000.
- [10] J. A. Leijten, J. L. van Meerbergen, A. H. Timmer, and J. A. Jans. Prophid, a data-driven multi-processor architecture for high-performance DSP. In *ED&TC'1997*.
- [11] N. McKeown. *Scheduling Algorithms for Input-Queued Cell Switches*. PhD thesis, Univ. of California, Berkeley, 1995.
- [12] N. McKeown, A. Mekkittikul, V. Anantharam, and J. Walrand. Achieving 100% throughput in an input-queued switch. *IEEE Trans. on Communications*, 47(8):1260-1272, 1999.
- [13] J. Rexford. *Tailoring Router Architectures to Performance Requirements in Cut-Through Networks*. PhD thesis, Univ. of Michigan, 1999.
- [14] M. T. Rose. *The Open Book: A Practical Perspective on OSI*. 1990.
- [15] M. Sgori, M. Sheets, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing the system-on-a-chip interconnect woes through communication-based design. In *DAC'01*.
- [16] A. S. Tanenbaum. *Computer Networks*. 1996.
- [17] A. Varma and C. Raghavendra. *Interconnection Networks for Multi-processors and Multicomputers: Theory and Practice*. 1994.
- [18] H. Zhang. Service disciplines for guaranteed performance service in packet-switching networks. *Proc. of the IEEE*, 83(10):1374-96, 1995.

PHNL021031EPP

08.10.2002

PH-NL021031

1. Integrated circuit comprising a plurality of modules, and a network arranged for transferring messages between the modules, wherein a message issued by a module comprises first information indicative for a location of an addressed module within the network, and second information indicative for a location within the addressed module, characterized in that the first and the second information are arranged as a single address from which the network determines which module is addressed, and from which the addressed module determines which of its locations is selected.
2. Method for exchanging messages in an integrated circuit comprising a plurality of modules, the messages between the modules being exchanged via a network, wherein a message issued by a module comprises first information indicative for a location of an addressed module within the network, and second information indicative for a location within the addressed module, characterized in that the first and the second information are arranged as a single address from which the network determines which module is addressed, and from which the addressed module determines which of its locations is selected.
3. Integrated circuit comprising a plurality of processing modules and a network arranged for providing at least one communication between a first and a second module, which communication channel supports transactions comprising outgoing messages from the first module to the second module and return messages from the second module to the first module, characterized in that the network manages the outgoing messages in a way different from the return messages.
4. Method for exchanging messages in an integrated circuit comprising a plurality of modules, the messages between the modules being exchanged via a network, wherein a communication channel through the network supports transactions comprising outgoing messages from the first module to the second module and return messages from the second module to the first module, characterized in that the network manages the outgoing messages in a way different from the return messages.
5. Integrated circuit according to claim 3, wherein the network has a first mode wherein a message is transferred within a guaranteed time interval, and a second mode wherein a message is transferred as fast as possible with the available resources, wherein the outgoing transaction is a read message, requesting the second module to send data to the first module, wherein the return transaction is the data generated by the second module upon this request, and wherein the outgoing transaction is transferred according to the second mode, and the return transaction is transferred according to the first mode.

08.10.2002

6. Integrated circuit according to claim 3, wherein the network allows at least two of the following transaction modes unordered, locally ordered and globally ordered, wherein an unordered transaction mode of the network gives no guarantees for the order in which messages will arrive at their destination, a locally ordered transaction mode guarantees that messages sent to the same destination will arrive in the same order as they were sent, a global ordered transaction mode guarantees that messages will arrive in the same order as they were sent even if they are sent to different destinations, wherein outgoing and return transactions are handled according to different transaction modes.

7. Integrated circuit according to claim 3, wherein the network reserves a first and a second buffer space for the first and the second module respectively, the bufferspaces having a mutually different size.

8. Integrated circuit comprising a plurality of modules, which modules are arranged to communicate to each other via a network, wherein the network is arranged to distribute a message from a first module to two or more second modules, and wherein the second modules are arranged to generate an acknowledge message indicating receipt of the message from the first module, the network being arranged to generate a single return message to the first module, in dependence of the acknowledge messages of the second modules.

9. Integrated circuit according to claim 8, wherein the single return message indicates that at least one of the second modules has received the message issued by the first module.

10. Integrated circuit according to claim 8, wherein the single return message indicates that each of the second modules has received the message issued by the first module.

11. Integrated circuit comprising a first plurality of processing modules and a network, the network comprising a second plurality of nodes and interconnections between nodes, the network being arranged for transferring messages between a first and a second modules via a path through the network, the processing modules coupled to the network via a network interface having a buffer for receiving incoming messages, wherein a message from a first to a second module is not initiated until the buffer has sufficient space for receiving a return message from the second module.

08.10.2002

SAMOS, IIQ, 1-25 (2003)

Communication Services for Networks on Chip

Andrei Rădulescu and Kees Goossens

Philips Research Laboratories, Eindhoven, The Netherlands
Email: andrei.radulescu|kees.goossens@philips.com

Abstract

Networks are emerging as a possible solution for on-chip interconnects. In this paper, we describe how networks on chip (NoC) are similar to and differ from both off-chip networks (e.g., computer networks) and current on-chip interconnects (e.g., buses). We re-examine the communication services in the context of NoCs. We provide services that abstract from network implementations enabling a clean separation between the NoC and IP blocks. We define a request-response transaction model similar to bus protocols, making our approach backward compatible. To exploit the full power of NoCs, we also provide connection-oriented communication with differentiated services. Examples are bandwidth guarantees, transaction orderings, and end-to-end flow control.

Key Words: Networks on chip, on-chip buses, computer networks, communication services, protocol stack, transaction, connection.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 3641

SERIAL NUMBER 10/530,267	FILING OR 371(c) DATE 04/05/2005 RULE	CLASS 710	GROUP ART UNIT 2111	ATTORNEY DOCKET NO. NL 021031	
APPLICANTS Andrei Radulescu, Eindhoven, NETHERLANDS; Kees Gerard Willem Goossens, Eindhoven, NETHERLANDS; ** CONTINUING DATA ***** This application is a 371 of PCT/IB03/04414 10/07/2003 ** FOREIGN APPLICATIONS ***** EUROPEAN PATENT OFFICE (EPO) 02079196.8 10/08/2002					
Foreign Priority claimed ☐ yes ☐ no 35 USC 119 (a-d) conditions ☐ yes ☐ no ☐ Met after met Allowance Verified and Acknowledged <u>Examiner's Signature</u> <u>Initials</u>		STATE OR COUNTRY NETHERLANDS	SHEETS DRAWING 1	TOTAL CLAIMS 7	INDEPENDENT CLAIMS 2
ADDRESS 24737					
TITLE Integrated circuit and method for establishing transactions					
FILING FEE RECEIVED 900	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		☐ All Fees ☐ 1.16 Fees (Filing) ☐ 1.17 Fees (Processing Ext. of time) ☐ 1.18 Fees (Issue) ☐ Other _____ ☐ Credit		

BEST AVAILABLE COPY

**MULTIPLE DEPENDENT CLAIM
FEE CALCULATION SHEET**
(FOR USE WITH FORM PTO-875)

SERIAL NO. 10/530 267 FILING DATE
APPLICANT(S)

CLAIMS

	AS FILED		AFTER 1st AMENDMENT		AFTER 2nd AMENDMENT			AS FILED		AFTER 1st AMENDMENT		AFTER 2nd AMENDMENT	
	IND.	DEP.	IND.	DEP.	IND.	DEP.		IND.	DEP.	IND.	DEP.	IND.	DEP.
1	/		/				51						
2		/	/	/			52						
3		/		/			53						
4		2		/			54						
5		CB		/			55						
6		Q		/			56						
7	/		/				57						
8							58						
9							59						
10							60						
11							61						
12							62						
13							63						
14							64						
15							65						
16							66						
17							67						
18							68						
19							69						
20							70						
21							71						
22							72						
23							73						
24							74						
25							75						
26							76						
27							77						
28							78						
29							79						
30							80						
31							81						
32							82						
33							83						
34							84						
35							85						
36							86						
37							87						
38							88						
39							89						
40							90						
41							91						
42							92						
43							93						
44							94						
45							95						
46							96						
47							97						
48							98						
49							99						
50							100						
TOTAL IND.		↓		↓		↓	TOTAL IND.		↓		↓		↓
TOTAL DEP.		←		←		←	TOTAL DEP.		←		←		←
TOTAL CLAIMS							TOTAL CLAIMS						

PTO-1360 (REV. 9/83)

U.S. DEPARTMENT of COMMERCE
Patent and Trademark Office

DO/EO WORKSHEET

U.S. Appl. No. 10/530267

International Appl. No. IB2003004414

Application filed by : ☒ 30 months

WIPO PUBLICATION INFORMATION :

Publication No.: WO2004/034176 Publication Language : ☒ English ☐ German ☐ Japanese ☐ Chinese ☐ Korean
☐ French ☐ Spanish ☐ Russian ☐ Other : _____

Publication Date : 220404

Not Published : ☐ U.S. only designated ☐ EP request

Published : ☐ EP request

INTERNATIONAL APPLICATION PAPERS IN THE APPLICATION FILE :

- | | |
|--|---|
| ☒ International Application (RECORD COPY)
☐ Article 19 Amendments
☐ PCT/IPEA/409 IPER : ☐ EP ☐ JP ☐ SE ☐ AU
☐ US ☐ FR ☐ CN ☐ ES ☐ RU ☐ _____
☐ Annexes to 409
☐ Priority Document (s) No. _____ | ☐ PCT/IB/331
☐ Request form PCT/RO/101
☒ PCT/ISA/210 - Search Report : ☒ EP ☐ JP ☐ SE ☐ AU
☐ US ☐ FR ☐ CN ☐ ES ☐ RU ☐ AT ☐ KR
☐ Search Report References
☐ Other : _____ |
|--|---|

RECEIPTS FROM THE APPLICANT (other than checked above) :

- | | |
|---|---|
| ☒ Basic National Fee (or authorization to charge)
☒ Description ☒ Claims
☒ Drawing Figure(s) - (# of drwgs. <u>1</u>)
☐ Translation of Article 19 Amendments
☐ entered ☐ not entered :
☐ not a page for page substitution
☐ replaced by Article 34 Amendment
☐ Annexes to 409
☐ entered ☐ not entered :
☐ not a page for page substitution
☐ other : _____
☐ Application Data Sheet
☐ Power of Attorney/ Change of Address | ☒ Preliminary Amendment(s) Filed on :
1. _____ 2. _____ 3. _____
☐ Information Disclosure Statement(s) Filed on :
1. _____ 2. _____ 3. _____
☐ Assignment Document (forwarded to Assignment Branch)
☐ Assignee PG Publication Notice
☐ Substitute Specification Filed on :
1. _____ 2. _____
☐ Verified Small Status Statement
☒ Oath/ Declaration (executed)
☒ Oath/Declaration not executed
☐ DNA Diskette ☐ Sequence Listing
☐ Other : _____ |
|---|---|

NOTES : ☐ I.A. used as Specification ☐ Other :

35 U.S.C. 371 - Receipt of Request (PTO-1390)	<u>05 April 2005</u>
Date Acceptable Oath/ Declaration Received	
Date of Completion of requirements under 35 U.S.C. 371	
Date of Completion of ALL requirements (no EP requested)	<u>05 April 2005</u>
Date of Completion of DO/EO 903 - Notification of Acceptance	<u>30 August 05</u>
Date of Completion of DO/EO 905 - Notification of Missing Requirements	
Date of Completion of DO/EO 909 - Notification of Abandonment	
Date of Completion of DO/EO 916 - Notification of Defective Response	
Date of Completion of DO/EO 922 - Notification of	
Date of Completion of DO/EO 923 - Notification of	

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
22 April 2004 (22.04.2004)

PCT

(10) International Publication Number
WO 2004/034176 A2

(51) International Patent Classification⁷: **G06F**

RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR,
TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(21) International Application Number:
PCT/IB2003/004414

(22) International Filing Date: 7 October 2003 (07.10.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
02079196.8 8 October 2002 (08.10.2002) EP

(71) Applicant (for all designated States except US): **KONIN-
KLJKE PHILIPS ELECTRONICS N.V.** [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **RADULESCU,
Andrei** [RO/NL]; c/o Prof. Holstlaan 6, NL-5656 AA
Eindhoven (NL). **GOOSSENS, Kees, G., W.** [NL/NL];
c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: **DE JONG, Durk, J.**; c/o Prof. Holstlaan 6,
NL-5656 AA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE,
GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR,
KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK,
MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT,

Declaration under Rule 4.17:


— as to applicant's entitlement to apply for and be granted
a patent (Rule 4.17(ii)) for the following designations AE,
AG, AI, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH,
CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES,
FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,
MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH,
PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN,
TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO
patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG,
ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU,
TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE,
DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT,
RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

Published:

— without international search report and to be republished
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: INTEGRATED CIRCUIT AND METHOD FOR ESTABLISHING TRANSACTIONS



(57) Abstract: An integrated circuit comprising a plurality of processing modules (M; I; S; T) and a network (N; RN) arranged for providing at least one connection between a first and at least one second module is provided. Said connections comprises a set of communication channels each having a set of connection properties. Said connection supports transactions comprising outgoing messages from the first module to the second module and return messages from the second module to the first module. The connection properties of the different communication channels of said connection can be adjusted independently. Therefore, the utilization of the resources of a network on chip is more efficient, since the connection between modules can be efficiently adapted to their actual requirement, such that the connection is not over dimensioned and unused network resources can be assigned to other connections.

WO 2004/034176 A2

PATENT APPLICATION FEE DETERMINATION RECORD

Effective December 8, 2004

Application or Docket Number

10/530267

CLAIMS AS FILED - PART I

SMALL ENTITY
TYPE ☐ OR

OTHER THAN
SMALL ENTITY

	(Column 1)	(Column 2)
U.S. NATIONAL STAGE FEES		
BASIC FEE	SMALL ENT. = \$ 150	LARGE ENT. = \$ 300
EXAMINATION FEE	Satisfies PCT Article 33(1)-(4) = \$ 50 / \$ 100	All other situations = \$ 100 / \$ 200
SEARCH FEE	U.S. is ISA = \$ 50 / \$ 100 ALL other countries = \$ 200 / \$ 400	All other situations = \$ 250 / \$ 500
FEE FOR EXTRA SPEC. PGS.	minus 100 =	/ 50 =
TOTAL CHARGEABLE CLAIMS	7 minus 20 =	-
INDEPENDENT CLAIMS	1 minus 3 =	-
MULTIPLE DEPENDENT CLAIM PRESENT	☐	

RATE	FEE
BASIC FEE	
EXAM. FEE	
SEARCH FEE	
X \$ 125 =	
X \$ 25 =	
X \$ 100 =	
+ \$ 180 =	
TOTAL	

RATE	FEE
BASIC FEE	300 ⁰⁰
EXAM. FEE	100 ⁰⁰
SEARCH FEE	400 ⁰⁰
X \$ 250 =	
X \$ 50 =	
X \$ 200 =	
+ \$ 360 =	
TOTAL	900 ⁰⁰

* If the difference in column 1 is less than zero, enter "0" in column 2

CLAIMS AS AMENDED - PART II

SMALL ENTITY OR

OTHER THAN
SMALL ENTITY

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	7	Minus	**
Independent	1	Minus	***
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM	☐		

RATE	ADDITIONAL FEE
X \$ 25 =	
X \$ 100 =	
+ \$ 180 =	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
X \$ 50 =	
X \$ 200 =	
+ \$ 360 =	
TOTAL ADDIT. FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total		Minus	**
Independent		Minus	***
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM	☐		

RATE	ADDITIONAL FEE
X \$ 25 =	
X \$ 100 =	
+ \$ 180 =	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
X \$ 50 =	
X \$ 200 =	
+ \$ 360 =	
TOTAL ADDIT. FEE	

* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.

** If the "Highest Number Previously Paid For" IN THIS SPACE is less than "20", enter "20".

*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than "3", enter "3".

The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.