

DECLARATION OF THE UNIVERSITY OF TEXAS AT AUSTIN
LIBRARIES REGARDING THE “NETWORKS ON CHIP” REFERENCE

OPEN RECORDS REQUEST NO. R005527-113023

I, Sean O’Bryan, declare as follows:

1. I am over the age of 18, have never been convicted of a felony or crime of moral turpitude, and am legally competent to make this declaration. I have personal knowledge of the matters stated herein.
2. I am a librarian at University of Texas Libraries (“UT Libraries”) located within the University of Texas, Austin, TX.
3. I have been employed by UT Libraries for 22 years.
4. I am familiar with the routine record-keeping practices of UT Libraries.
5. The UT Libraries’ records that are regularly maintained in the course of its operation reflect that “Networks on Chip” edited by Axel Jantsch and Hannu Tenhunen is in the UT Libraries’ collection. According to our records, this item was catalogued on April 16, 2003.
6. A true and accurate copy of the cataloging record for “Networks on Chip” is attached as Exhibit A.
7. At the time of the acquisition of “Networks on Chip”, the UT Libraries typically made newly catalogued items available to the public within 3 business days of cataloging.
8. I have reviewed the portions of “Networks on Chip” attached as Exhibit B and they reflect a true and accurate copy of the corresponding portions of the item as it exists in the UT Libraries.

* Note: In January 2020, UT Libraries completed a migration to/implementation of a new Library Services Platform (ExLibris’ Alma Library Services Platform) as our catalog of record. Prior to January 2020, Innovative Interfaces’ Sierra ILS was employed as our catalog. Prior to 2007, UT Libraries employed a locally developed catalog system (UTCAT/UTNetCat). All item accession data prior to 2020 required migration to the new Alma platform from one or sometimes both

previous systems and was required to be archived in available fields in the new Alma system. The “catalog date” for records from the UTCAT/UTNetCat system was archived in Alma at the item-level as “UT DATE:” in Statistics note 1.

I, Sean O’Bryan, do hereby declare and state, that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code.

Executed on December 1, 2023.

A handwritten signature in black ink, reading "Sean O'Bryan", is written over a horizontal line.

Sean O’Bryan
Assistant Director of Access
University of Texas Libraries

Exhibit A

LDR	01116cam a22003254a 4500
001	991052977679706011
005	20030415143402.0
008	030108s2003 maua b 000 0 eng
010	__ a 2003041603
015	__ a GBA3-Z3254
020	__ a 1402073925 (alk. paper)
035	__ a (OCoLC)ocm51477844
040	__ a DLC c DLC d UKM d C#P d IXA
042	__ a pcc
049	__ a IXAm
050	00 a TK7895.E42 b N48 2003
082	00 a 004.6 2 21
245	00 a Networks on chip / c edited by Axel Jantsch and Hannu Tenhunen.
260	__ a Boston : b Kluwer Academic Publishers, c c2003.
300	__ a viii, 303 p. : b ill. ; c 25 cm.
504	__ a Includes bibliographical references.
650	_0 a Systems on a chip x Design and construction.
650	_0 a Computer networks.
700	1_ a Jantsch, Axel.
700	1_ a Tenhunen, Hannu.
907	__ a .b54262781 b 05-01-17 c 03-11-07
915	__ a (TxU)12360237
915	__ a 51477844
945	__ a TK 7895 E42 N48 2003 e 08-27-2010 12:30 g 1 i 059173012579898 j 0 l sg n RFID conversion 2017 o - p \$0.00 q - r - s - t 10 u 8 v 21 w 0 x 0 y .i166239252 z 03-11-07
998	__ a sg b 03-01-07 c m d a e - f eng g mau h 0 i 1

Functional Notes	
Internal Notes	
Internal note 1	-
Internal note 2	RFID conversion 2017
Internal note 3	10
Statistics Notes	
Statistics note 1	UT DATE: 2003-04-16
Statistics note 2	
Statistics note 3	

Networks on chip / edited by
Axel Jantsch and Hannu
Tenhunen. Kluwer Academic
Publishers, Boston : c2003.
[1402073925 (alk. paper)]


Holdings
Life Science Library: Isg Life
Science Library: TK7895.E42 N48
2003

Holdings ID
22481886450006011

[View all holdings](#)

Barcode
059173012579898

Item ID
23481886390006011
[View all items](#)





THE LIBRARY
OF
THE UNIVERSITY
OF TEXAS
AT
AUSTIN

THE UNIVERSITY OF TEXAS AT AUSTIN
THE GENERAL LIBRARIES

DUE	RETURNED
AUG 27 2003	RET'D PCL JAN 08 2004 RET'D ENGIN
AUG 25 2004	JAN 12 2004 RET'D ENGIN
JAN 18 2005	AUG 02 2004 RET'D PMA RET'D ENGIN DEC 16 2004
JAN 16 2007	RET'D ENGIN DEC 17 2006
RET'D ENGIN MAY 03 2010	

Networks on Chip

edited by

Axel Jantsch

Royal Institute of Technology, Stockholm

and

Hannu Tenhunen

Royal Institute of Technology, Stockholm



KLUWER ACADEMIC PUBLISHERS

BOSTON / DORDRECHT / LONDON

A C.I.P. Catalogue record for this book is available from the Library of Congress.

ISBN 1-4020-7392-5

Published by Kluwer Academic Publishers,
P.O. Box 17, 3300 AA Dordrecht, The Netherlands.

Sold and distributed in North, Central and South America
by Kluwer Academic Publishers,
101 Philip Drive, Norwell, MA 02061, U.S.A.

In all other countries, sold and distributed
by Kluwer Academic Publishers,
P.O. Box 322, 3300 AH Dordrecht, The Netherlands.

Printed on acid-free paper

All Rights Reserved

© 2003 Kluwer Academic Publishers, Boston

No part of this work may be reproduced, stored in a retrieval system, or transmitted
in any form or by any means, electronic, mechanical, photocopying, microfilming, recording
or otherwise, without written permission from the Publisher, with the exception
of any material supplied specifically for the purpose of being entered
and executed on a computer system, for exclusive use by the purchaser of the work.

Printed in the Netherlands.

Contents

Preface	vii
Part I System Design and Methodology	
1	
Will Networks on Chip Close the Productivity Gap?	3
<i>Axel Jantsch and Hannu Tenhunen</i>	
2	
A Design Methodology for NoC-based Systems	19
<i>Juha-Pekka Soininen and Hannu Heusala</i>	
3	
Mapping Concurrent Applications onto Architectural Platforms	39
<i>Andrew Mihal and Kurt Keutzer</i>	
4	
Guaranteeing The Quality of Services in Networks on Chip	61
<i>Kees Goossens, John Dielissen, Jef van Meerbergen, Peter Poplavko, Andrei Rădulescu, Edwin Rijpkema, Erwin Waterlander and Paul Wielage</i>	
Part II Hardware and Basic Infrastructure	
5	
On Packet Switched Networks for On-chip Communication	85
<i>Shashi Kumar</i>	
6	
Energy-reliability Trade-off for NoCs	107
<i>Davide Bertozzi, Luca Benini and Giovanni De Micheli</i>	
7	
Testing Strategies for Networks on Chip	131
<i>Raimund Ubar and Jaan Raik</i>	

8		
Clocking Strategies for Networks on Chip		153
<i>Johnny Öberg</i>		
9		
A Parallel Computer as a NoC Region		173
<i>Martti Forsell</i>		
10		
An IP-Based On-Chip Packet-Switched Network		193
<i>Ilkka Saastamoinen, David Sigüenza-Tortosa and Jari Nurmi</i>		
Part III Software and Application Interfaces		
11		
Beyond the von Neumann Machine: Communication as the Driving Design Paradigm for MP-SoC from Software to Hardware		217
<i>Eric Verhulst</i>		
12		
NoC Application Programming Interfaces		239
<i>Zhonghai Lu and Raimo Haukilahti</i>		
13		
Multi-level Software Validation for NoC		261
<i>Sungjoo Yoo, Gabriela Nicolescu, Iuliana Bacivarov, Wassim Youssef, Aimen Bouchhima and Ahmed A. Jerraya</i>		
14		
Software for Multiprocessor Networks on Chip		281
<i>Miltos Grammatikakis, Marcello Coppola and Fabrizio Sensini</i>		