

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
30 July 2009 (30.07.2009)

PCT

(10) International Publication Number
WO 2009/094578 A2

(51) International Patent Classification:
H01L 31/042 (2006.01)

(21) International Application Number:
PCT/US2009/031886

(22) International Filing Date: 23 January 2009 (23.01.2009)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
61/023,342 24 January 2008 (24.01.2008) US

(71) Applicant (for all designated States except US): **APPLIED MATERIALS, INC.** [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95054 (US).

(72) Inventor: **BORDEN, Peter**; 118 Seville Way, San Mateo, CA 94402 (US).

(74) Agent: **DANIELSON, Mark, J.**; Pillsbury Winthrop Shaw Pittman LLP, P.O. Box 10500, McLean, VA 22102 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— without international search report and to be republished upon receipt of that report

(54) Title: IMPROVED HIT SOLAR CELL STRUCTURE



FIG. 2A

(57) **Abstract:** The present invention relates to improved HIT type or polysilicon emitter solar cells. According to certain aspects, the invention includes forming a masking oxide layer on the front and back of the cell and then patterning holes in the masking oxide. A HIT cell structure or polysilicon emitter solar cell structure is then formed over the patterned oxide, creating the cell junction only in the areas where holes have been cut. Benefits of the invention include that it provides a controlled interface for the HIT cell through insertion of a thin tunnel oxide. Moreover, the tunnel oxide prevents epitaxial growth of amorphous silicon, allowing it to remain amorphous for the optimum band structure. Still further, it provides a layer to protect the surface from plasma damage during deposition of the a-Si layer. Further, it may be used in conjunction with a point contact structure to further increase efficiency.



IMPROVED HIT SOLAR CELL STRUCTURE

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] The present application claims priority to U.S. Prov. Appln. No. 61/023,342 filed January 24, 2008, the contents of which are incorporated herein by reference in their entirety.

FIELD OF THE INVENTION

[0002] The present invention relates to photovoltaic devices, and more particularly to methods and apparatuses for providing an improved structure of a HIT type or polysilicon emitter type solar cells.

BACKGROUND

[0003] HIT type solar cells are high efficiency devices with relatively simple structures. Sanyo Corporation of Japan has reported lab efficiencies of 21.5% and manufacturing efficiency in the mid-19% range. Many other groups have worked on this device, although none has shown as high efficiencies.

[0004] A typical HIT type solar cell structure is shown in FIG. 1A and 1B. The device is symmetric, with the front and back of the n-type substrate 106 both coated with a coating 102 and 110, respectively and metal grid lines 104 and 108, respectively. As shown in the blowup portion of FIG. 1B, the coating 102 on the front consists of two amorphous silicon layers, an intrinsic layer 126 under a p-type layer 124, both about 50 Angstroms thick. On the back, the amorphous silicon layer consists of an intrinsic (i) layer under an n-type layer. As further shown in FIG. 1B, the coating 102 further includes a layer of transparent conductive oxide (TCO) 122.

[0005] The purpose of the thin a-Si layers is to both passivate the surface and to provide a heterojunction with a wide bandgap window layer to improve the open circuit voltage, as shown in FIG. 1C. More particularly, FIG. 1C illustrates the band structure of such a device. As shown in FIG. 1C, there is a large potential step at the front surface, creating a junction much like a junction found at the step between p- and n-type dopants. However, because this junction is formed by depositing a layer of amorphous silicon, it is very abrupt, and nearly ideal.

[0006] Despite their benefits, these amorphous silicon layers also introduce considerable complexity into the fabrication of the HIT cell. For example, the layers must be formed on a carefully prepared surface, whose preparation details have not been published. Further, they must not crystallize, as can happen when the amorphous silicon is seeded by the crystal silicon substrate, as this will eliminate the beneficial passivation and heterojunction effects.

[0007] Therefore, there is a lingering need for an improved interface that is well controlled and understood and easy to manufacture, and does not seed crystal growth.

SUMMARY

[0008] The present invention relates to improved HIT type or polysilicon emitter solar cells. According to certain aspects, the invention includes forming a masking oxide layer on the front and back of the cell and then patterning holes in the masking oxide. A HIT cell structure or polysilicon emitter solar cell structure is then formed over the patterned oxide, creating the cell junction only in the areas where holes have been cut. Benefits of the invention include that it provides a controlled interface for the HIT cell through insertion of a thin tunnel oxide.

Moreover, the tunnel oxide prevents epitaxial growth of amorphous silicon, allowing it to remain amorphous for the optimum band structure. Still further, it provides a layer to protect the surface

from plasma damage during deposition of the a-Si layer. Further, it may be used in conjunction with a point contact structure to further increase efficiency.

[0009] In furtherance of these and other aspects, a solar cell according to embodiments of the invention comprises an amorphous semiconductor layer formed over a substrate; and a dielectric layer interposed between the substrate and the amorphous semiconductor layer, wherein the dielectric layer is sufficiently thin so as to support a tunneling current therethrough.

[0010] In additional furtherance of these and other aspects, a method of fabricating a solar cell according to embodiments of the invention includes forming a dielectric layer on a substrate, wherein the dielectric layer is sufficiently thin so as to support a tunneling current therethrough; and forming an amorphous semiconductor layer formed over the dielectric layer.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] These and other aspects and features of the present invention will become apparent to those ordinarily skilled in the art upon review of the following description of specific embodiments of the invention in conjunction with the accompanying figures, wherein:

[0012] FIGs. 1A to 1C show a conventional HIT cell and its band structure.

[0013] FIGs. 2A and 2B show an example solar structure of the present invention and its band structure, respectively.

[0014] FIG. 3 is a diagram illustrating an example process flow to form the structure of FIG. 2 according to aspects of the invention.

DETAILED DESCRIPTION

[0015] The present invention will now be described in detail with reference to the drawings, which are provided as illustrative examples of the invention so as to enable those

skilled in the art to practice the invention. Notably, the figures and examples below are not meant to limit the scope of the present invention to a single embodiment, but other embodiments are possible by way of interchange of some or all of the described or illustrated elements. Moreover, where certain elements of the present invention can be partially or fully implemented using known components, only those portions of such known components that are necessary for an understanding of the present invention will be described, and detailed descriptions of other portions of such known components will be omitted so as not to obscure the invention. In the present specification, an embodiment showing a singular component should not be considered limiting; rather, the invention is intended to encompass other embodiments including a plurality of the same component, and vice-versa, unless explicitly stated otherwise herein. Moreover, applicants do not intend for any term in the specification or claims to be ascribed an uncommon or special meaning unless explicitly set forth as such. Further, the present invention encompasses present and future known equivalents to the known components referred to herein by way of illustration.

[0016] In general, the present inventors recognize that thin tunnel oxide layers can be used in solar cells. For example, some MIS cells can be made using aluminum over tunnel oxides. The present inventors further recognize that tunnel oxides can be used between a heavily doped or insulating layer of polysilicon and a crystal silicon substrate, forming a polysilicon emitter solar cell. Such a solar cell has a similar band structure to a HIT cell, essentially replacing the TCO and a-Si layers with polysilicon. However, such cells do not provide the heterojunction and its benefit of a higher cell voltage due to the higher bandgap of a-Si.

[0017] An example solar cell structure according to embodiments of the invention and the associated band structure is shown in FIGs. 2A and 2B, respectively.

[0018] As shown in FIG. 2A, which can be part of a front surface of a HIT-type solar cell similar to that shown in FIG. 1, a thin dielectric layer 228 (e.g. tunnel oxide) is provided between the a-Si layers 224 and 226 and the n-type substrate 206 in a HIT cell. The dielectric layer is preferably thin, on the order of 8-15Å, in order to support a tunneling current between the substrate and a-Si layers. As will be described in more detail below, layer 228 can be formed using conventional methods such as rapid thermal oxidation, furnace oxidation, or the Chemox process (formation in an ozonated H₂O₂ bath). In some cases, the layer may be nitrided or formed using other materials such as silicon nitride or silicon oxynitride.

[0019] As shown in FIG. 2B, added dielectric layer at the interface provides a bandgap much larger than the bandgap of the semiconductors. Carriers cannot get over the energy barrier, but tunnel through if the layer is sufficiently thin (<15Å). Note that oxide and nitride will have different barrier heights, so the layer shown is not meant to represent any one material. The barrier height for nitride is about 2.5 eV and is symmetric. The barrier height for oxide is asymmetric (lower for electrons).

[0020] The benefits provided by dielectric layer 228 are several-fold. For example, it may be formed using conventional surface cleaning and preparation methods, as are used to make MOS gates for ICs. Therefore, the surface preparation is well known and understood, and routinely implemented in high volume manufacturing. Moreover, as it is an amorphous layer, it separates the subsequent a-Si layer from the substrate, preventing epitaxial seeding of crystal

growth in the a-Si layer. Further, it provides an intervening layer to protect the crystal silicon surface from plasma damage during deposition of the a-Si layer.

[0021] It should be noted that, although benefits of the invention are obtained with a-Si layers formed over a crystalline silicon substrate, that this is not limiting, and that the invention can be applied to other types of substrates and thin semiconductor layers. It should be further noted that many solar cells use heterojunctions. So, for example, the invention could be used with a thin film solar cell with amorphous silicon on micro-crystal silicon. It could also be used on CdTe, CIGS or AlGaAs/GaAs cells, all of which use heterojunctions.

[0022] That said, it should be still further noted that amorphous silicon on silicon is known to provide excellent passivation properties, nearly eliminating surface recombination. This is because the high band bending at the surface repels carriers. Accordingly, this is one advantage of using amorphous silicon on silicon.

[0023] FIG. 3 is a diagram illustrating an example process flow used to make the structure of FIG. 2A. First, in step S302, the front surface of the n-type substrate is textured. This may be accomplished using conventional etching, such as isopropyl alcohol and KOH. Next in step S304, the surface is provided with a standard MOS clean to remove native oxides, ionic contamination, and organics.

[0024] In one embodiment, a rapid thermal oxide process is then used in step S306 to form a thin tunnel oxide, typically 12Å thick, on the front surface. In another embodiment of the invention, the oxide is formed on both front and back at the same time. Next the a-Si layers are deposited on the front surface. In one embodiment, the a-Si is formed as a two layer stack on the front surface, with an intrinsic a-Si, 20-50 Å thick formed first in step S308, for example by

plasma enhanced chemical vapor deposition (PE-CVD), which is the decomposition of silane in a plasma, often with hydrogen present. These processes are well known in the literature. Boron may be added to provide p-type doping, and phosphorous may be added to provide n-type doping. Next, a p-type a-Si, 20-50 Å thick is formed on top of the intrinsic a-Si layer in step S312, for example by the same PE-CVD process. In another embodiment, only a doped p-type layer is formed on the front surface in step S310, without the i-type layer. The TCO is deposited in step S314, which may be a quarter wave thick layer of indium tin oxide.

[0025] The wafer is then flipped over in step S316, and the structure is deposited in the same manner on the back side, now using n-type a-Si instead of p-type. As shown, depending on whether the oxide layer has already been formed, processing returns to step S306 or step S308. It should be further apparent that processing could also return to step S310 if the oxide layer has already been formed. Finally, contacts are formed in step S318, for example by screen printing or sputtering.

[0026] Additionally or alternatively to the process described above, a method to form point contacts for HIT or polysilicon emitter solar cells, as described in co-pending application No. ____ (AMAT-12964), the contents of which are incorporated herein by reference in their entirety, may be performed.

[0027] Although the present invention has been particularly described with reference to the preferred embodiments thereof, it should be readily apparent to those of ordinary skill in the art that changes and modifications in the form and details may be made without departing from the spirit and scope of the invention. It is intended that the appended claims encompass such changes and modifications.

WHAT IS CLAIMED IS:

1. A solar cell comprising:
 - an amorphous semiconductor layer formed over a substrate;
 - a dielectric layer interposed between the substrate and the amorphous semiconductor layer, wherein the dielectric layer is sufficiently thin so as to support a tunneling current therethrough.
2. A solar cell according to claim 1, wherein the substrate comprises silicon and the dielectric layer comprises silicon dioxide.
3. A solar cell according to claim 1, wherein the substrate comprises silicon and the dielectric layer comprises nitrogen.
4. A solar cell according to claim 1, wherein the amorphous semiconductor layer comprises silicon.
5. A solar cell according to claim 1, wherein the amorphous semiconductor layer comprises a two-layer stack of an intrinsic amorphous silicon layer and a doped amorphous silicon layer.
6. A solar cell according to claim 1, wherein the amorphous semiconductor layer is formed on a front surface of the substrate, wherein the solar cell further comprises:

another amorphous semiconductor layer is formed on an opposite back surface of the substrate; and

another dielectric layer interposed between the substrate and the another amorphous semiconductor layer, wherein the another dielectric layer is sufficiently thin so as to support a tunneling current therethrough.

7. A solar cell according to claim 6, wherein both the amorphous semiconductor layer and the another amorphous semiconductor layer comprise a two-layer stack of an intrinsic amorphous silicon layer and a doped amorphous silicon layer.

8. A method of fabricating a solar cell, comprising:

forming a dielectric layer on a substrate, wherein the dielectric layer is sufficiently thin so as to support a tunneling current therethrough; and

forming an amorphous semiconductor layer formed over the dielectric layer.

9. A method according to claim 8, wherein the step of forming the amorphous semiconductor layer includes forming a two-layer stack of an intrinsic amorphous silicon layer and a doped amorphous silicon layer.

10. A method according to claim 8, further comprising:

texturing a surface of the substrate before forming the dielectric layer.

11. A method according to claim 8, wherein a rapid thermal oxide process is used to form the dielectric layer.
12. A method according to claim 9, wherein the intrinsic and doped amorphous silicon layers are both about 20-50 Å thick.
13. A method according to claim 8, further comprising depositing a layer of TCO over the amorphous semiconductor layer.
14. A method according to claim 13, wherein the TCO comprises a quarter wave thick layer of indium tin oxide.
15. A method according to claim 8, wherein the amorphous semiconductor layer is formed on a front surface of the substrate, wherein the method further comprises:
 - forming another dielectric layer on an opposite back surface of the substrate, wherein the another dielectric layer is sufficiently thin so as to support a tunneling current therethrough; and
 - forming another amorphous semiconductor layer over the another dielectric layer.




FIG. 1A




FIG. 1B




FIG. 1C



FIG. 2A





FIG. 2B

**FIG. 3**

(43) International Publication Date
30 July 2009 (30.07.2009)(10) International Publication Number
WO 2009/094578 A3(51) International Patent Classification:
H01L 31/042 (2006.01)(21) International Application Number:
PCT/US2009/031886(22) International Filing Date:
23 January 2009 (23.01.2009)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
61/023,342 24 January 2008 (24.01.2008) US(71) Applicant (for all designated States except US): **APPLIED MATERIALS, INC.** [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95054 (US).(72) Inventor: **BORDEN, Peter**; 118 Seville Way, San Mateo, CA 94402 (US).(74) Agents: **DANIELSON, Mark, J.** et al.; Pillsbury Winthrop Shaw Pittman LLP, P.O. Box 10500, McLean, VA 22102 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ,

EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

— with international search report (Art. 21(3))

— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(88) Date of publication of the international search report:
15 October 2009

(54) Title: IMPROVED HIT SOLAR CELL STRUCTURE

**FIG. 2A**

(57) **Abstract:** The present invention relates to improved HIT type or polysilicon emitter solar cells. According to certain aspects, the invention includes forming a masking oxide layer on the front and back of the cell and then patterning holes in the masking oxide. A HIT cell structure or polysilicon emitter solar cell structure is then formed over the patterned oxide, creating the cell junction only in the areas where holes have been cut. Benefits of the invention include that it provides a controlled interface for the HIT cell through insertion of a thin tunnel oxide. Moreover, the tunnel oxide prevents epitaxial growth of amorphous silicon, allowing it to remain amorphous for the optimum band structure. Still further, it provides a layer to protect the surface from plasma damage during deposition of the a-Si layer. Further, it may be used in conjunction with a point contact structure to further increase efficiency.

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2009/031886**A. CLASSIFICATION OF SUBJECT MATTER****H01L 31/042(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC : H01L 31

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean utility models and applications for utility models since 1975.
Japanese utility models and applications for utility models since 1975.Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKOMPASS(KIPO internal)**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	KR 10-2001-0026786 A(JANG JIN) 06 April 2001 See abstract and figs 1, 3 and 4.	1-15
A	JP 05-175529 A(SHOWA SHELL SEKIYU KK) 13 July 1993 See abstract and fig 1.	1-15
A	JP 07-254721 A(FUJI ELECTRIC CO., LTD.) 03 October 1995 See abstract and fig 1.	1-15
A	JP 2001-077382 A(SANYO ELECTRIC CO., LTD.) 23 March 2001 See abstract and figs 1,5.	1-15



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

26 AUGUST 2009 (26.08.2009)

Date of mailing of the international search report

27 AUGUST 2009 (27.08.2009)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 139 Seonsa-ro, Seo-gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KOH, JAE HYUN

Telephone No. 82-42-481-5687



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2009/031886

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
KR 10-2001-0026786 A	06.04.2001	None	
JP 05-175529 A	13.07.1993	None	
JP 07-254721 A	03.10.1995	None	
JP 2001-077382 A	23.03.2001	US 6384316 B1	07.05.2002