

1 B. Trent Webb (*pro hac vice*)
Lauren E. Douville (*pro hac vice*)
2 Ryan J. Schletzbaum (*pro hac vice*)
SHOOK, HARDY & BACON LLP
3 2555 Grand Boulevard
Kansas City, Missouri 64108-2613
4 T: 816.474.6550
F: 816.421.5547
5 bwebb@shb.com
ldouville@shb.com
6 rschletzbaum@shb.com

7 Amelia Murray (*pro hac vice*)
SHOOK, HARDY & BACON LLP
8 111 S. Wacker Dr., Suite 4700
Chicago, IL 60606
9 T: 312.704.7700
F: 312.558.1195
10 aemurray@shb.com

11 Megan Whyman Olesek (SBN 191218)
Keeley I. Vega (SBN 259928)
12 TURNER BOYD SERAPHINE LLP
155 Bovet Road, Suite 750
13 San Mateo, CA 94402
T: 650.521.5930
14 olesek@turnerboyd.com
vega@turnerboyd.com

15 *Attorneys for Defendant HP Inc.*

16
17 **UNITED STATES DISTRICT COURT**
NORTHERN DISTRICT OF CALIFORNIA
18 **OAKLAND DIVISION**

19 UNIVERSAL CONNECTIVITY
TECHNOLOGIES INC.,

20 Plaintiff,

21 v.

22 HP INC.,

23 Defendant.

Case No. 4:24-cv-04097-YGR

**HP'S INVALIDITY CONTENTIONS
PERSUANT TO PATENT LOCAL RULE
3-3**

24
25 **HP'S INVALIDITY CONTENTIONS**

26 Pursuant to Patent Local Rule 3-3 and Court's Scheduling Order (Dkt. 93), defendant HP
27 Inc. ("HP" or "Defendant") respectfully submits these invalidity contentions with respect to the
28 asserted claims of U.S. Patent Nos. 7,154,905 ("the '905 Patent"), 7,187,307 ("the '307 Patent"),

HP'S INVALIDITY CONTENTIONS PERSUANT TO PATENT LOCAL RULE 3-3
Case No. 4:24-cv-04097-YGR

1 7,746,798 (“the ’798 Patent”), 9,232,265 (“the ’265 Patent”), 8,680,712 (“the ’712 Patent”),
2 7,856,520 (“the ’520 Patent”), 7,921,231 (“the ’231 Patent”), and 9,852,103 (“the ’103 Patent”)
3 (collectively, the “Asserted Patents”) identified by Plaintiff Universal Connectivity Technologies
4 Inc., (“UCT” or “Plaintiff”) in its Infringement Contentions.

5 The currently Asserted Claims, as reflected in Plaintiff’s Infringement Contentions, are:

- 6 • ’905 Patent: Claims 1, 8, 15, 21, 22, 23
- 7 • ’307 Patent: Claims 1, 7, 23, 25, 53, 68, 72
- 8 • ’798 Patent: Claims 11, 19, 22, 25, 28
- 9 • ’265 Patent: Claims 1, 8, 11, 14
- 10 • ’712 Patent: Claims 1, 5, 7
- 11 • ’520 Patent: Claims 1, 8, 10, 12, 13, 15, 19
- 12 • ’231 Patent: Claims 1, 2, 10, 11, 12, 13, 16
- 13 • ’103 Patent: Claims 1, 3, 11, 17, 21, 22

14 As detailed further below, the asserted claims of each Asserted Patent are anticipated by
15 and/or obvious in view of one more of the prior art references being produced concurrently pursuant
16 to 35 U.S.C. § 102 and/or § 103, are directed to ineligible subject matter under 35 U.S.C. § 101, and
17 are otherwise invalid under 35 U.S.C. § 112.

18 **I. PRELIMINARY STATEMENT**

19 These invalidity contentions and eligibility contentions are based on Defendant’s current
20 knowledge, understanding, and belief of the Asserted Patents and prior art, of Plaintiff’s
21 infringement theories (inasmuch as they can be inferred from its Infringement Contentions), and of
22 the facts and other information available as of the date of these invalidity contentions. Defendant’s
23 investigation, discovery, and analysis of information related to this action is ongoing. Additional
24 discovery, elucidation of Plaintiff’s impermissibly vague infringement contentions, Plaintiff’s
25 expert report(s) regarding infringement, and/or orders of the Court may require Defendant to amend
26 or supplement these invalidity contentions and eligibility contentions, and Defendant expressly
27 reserves the right to do so, subject to the Court’s procedures, as the case proceeds. These contentions
28 represent Defendant’s good-faith effort to provide a comprehensive identification of prior art

1 relevant to this case, but Defendant reserves the right to modify or supplement its prior art list and
2 invalidity contentions and eligibility contentions at a later time with, or based upon, pertinent
3 information that may be subsequently discovered.

4 In addition to the prior art that is charted in the attached exhibits, additional background
5 references are discussed herein and/or included in the document production accompanying these
6 Invalidity Contentions. Defendant reserves the right to rely on these background references for any
7 purpose including, for example, to demonstrate the knowledge of a POSITA at the relevant time.

8 To the extent UCT believes anything in these contentions (including the attached claim chart
9 exhibits and accompanying document production) are insufficient, Defendant invites UCT to bring
10 such issues to its attention as soon as reasonably possible.

11 **A. No Waiver**

12 Nothing in these contentions is intended, nor should be construed, as a waiver of any non-
13 infringement position or argument under 35 U.S.C. §§ 101 or 112. To the contrary, as set forth
14 herein, Defendant contends that all Asserted Claims are invalid pursuant to 35 U.S.C. §§ 101 and/or
15 112. Defendant's statements herein (including the accompanying claim charts) reflect Defendant's
16 present understanding of the purported scope of the claims as alleged by Plaintiff in its Infringement
17 Contentions (as best those contentions can be understood in light of their present deficiencies).

18 The patent claims have yet to be construed. As a result, Defendant has based these
19 contentions upon its knowledge and understanding of the potential scope of the Asserted Claims at
20 this time, and, in part, upon the apparent interpretations of the Asserted Claims advanced by Plaintiff
21 in its Infringement Contentions. Defendant may disagree with Plaintiff's interpretation of the
22 meaning of many terms and phrases in the Asserted Claims. Defendant has provided these
23 contentions based in part on its present understanding of Plaintiff's apparent constructions and
24 interpretations of the Asserted Claims. These contentions do not represent Defendant's agreement
25 or view as to the proper interpretation of any claim term contained therein. Any similarity between
26 any apparent claim interpretation in any of Defendant's charts of prior art references and Plaintiff's
27 contentions is not an admission or agreement with Plaintiff about the meaning of any claim term,
28 but rather a reflection of the fact that the subject matter Plaintiff believes is claimed is present in the

1 prior art, or that the claims are otherwise invalid. These contentions are made in the alternative, and
2 should not be interpreted to rely upon, or in any way affect, the non-infringement arguments
3 Defendant may assert in this case. Defendant reserves the right to amend, supplement, or materially
4 modify these contentions as the case proceeds, including to identify additional prior art and/or
5 additional bases for invalidity under 35 U.S.C. §§ 101 and/or 112. Defendant also reserves the right
6 to amend, supplement, or materially modify its contentions based on any infringement and/or
7 additional claim construction positions that Plaintiff may take in this case.

8 Defendant also reserves the right to amend, supplement, or materially modify its contentions
9 in response to any claim construction or interpretation positions that Plaintiff may take or based on
10 any claim construction the Court may further adopt in this case. Defendant also reserves the right
11 to assert that a claim is indefinite, not enabled, or fails to meet the written description requirement
12 of 35 U.S.C. § 112 based on any claim construction or interpretation position Plaintiff may take in
13 this case or based on any claim construction the Court may further adopt in this case.

14 **B. No Admission**

15 Nothing disclosed herein is an admission or acknowledgement that any product accused of
16 infringement by Plaintiff in its Infringement Contentions (the “Accused Products”), or any of
17 Defendant’s other products or services, infringes any of the Asserted Claims.

18 Defendant further notes that Plaintiff appears to rely upon overly broad interpretations of the
19 Asserted Claims. At the same time, Plaintiff’s Infringement Contentions are in most places too
20 general and vague to discern Plaintiff’s infringement theories and how exactly Plaintiff contends
21 each Accused Product meets or practices each element of the Asserted Claims. As a result,
22 Defendant has been prejudiced in its ability to prepare these invalidity contentions. In addition,
23 Plaintiff’s Infringement Contentions, in many cases, continue to fail to put Defendant on notice of
24 Plaintiff’s interpretation of the Asserted Claims, further prejudicing Defendant’s ability to identify
25 relevant prior art.

26 In its Contentions, Plaintiff identified no specific claim elements as allegedly being present
27 under the doctrine of equivalents. In preparing these invalidity and eligibility contentions, Defendant
28 has relied on Plaintiff’s representation that it has no doctrine of equivalents theories for any specific

1 claim element, and any attempt by Plaintiff to present an untimely doctrine of equivalents argument
2 or allegation would be severely prejudicial to Defendant. To the extent Plaintiff attempts to or is
3 later permitted by the Court to amend its contentions to pursue any currently undisclosed doctrine
4 of equivalents theories for additional claim elements, Defendant expressly reserves the right to
5 supplement or amend these invalidity contentions to account for such amendments.

6 To the extent that any of the prior art references discloses the same functionality or feature
7 of any of the Accused Products, Defendant reserves the right to argue that said feature or
8 functionality does not practice any element of any of the Asserted Claims, and to argue, in the
9 alternative, that if said feature or functionality is found to practice any element of any of the Asserted
10 Claims, then the prior art reference demonstrates that the element is not novel, is obvious, and/or is
11 otherwise not patentable.

12 Attached hereto are representative claim charts that identify examples of where the elements
13 of the Asserted Claims may be found in the prior art and further identifying why those claims are
14 not novel or non-obvious. Defendant's claim charts cite particular teachings and disclosures of the
15 prior art as applied to features of the Asserted Claims. Providing citations to portions of the prior
16 art references should not be construed to mean that other portions of the prior art references are not
17 also relevant to the validity of the claims. Other passages of the identified prior art may additionally
18 disclose, either expressly or inherently, information relevant to the validity of one or more elements
19 of the Asserted Claims. And, persons having ordinary skill in the art generally may view an item
20 of prior art in the context of other publications, literature, products, and understanding. As such,
21 Defendant reserves the right to rely on uncited portions of the prior art references and on other
22 publications and expert testimony to establish the state of the art and to aid in understanding and
23 interpreting the cited portions, as providing context thereto, showing reasons to combine references
24 and as additional evidence that the prior art discloses a claim limitation. Defendant further reserves
25 the right to rely on uncited portions of the prior art references, other publications, and testimony to
26 establish bases for combinations of certain cited references that render the asserted claims obvious.
27 Defendant also reserves the right to rely on uncited portions of the prior art references that describe
28 substantially the same functionality or features that are described in cited portions. Further, for any

1 combination, Defendant reserves the right to rely on information generally known to those skilled
2 in the art and/or common sense.

3 Where Defendant cites a particular drawing or figure in the accompanying charts, the citation
4 encompasses the description of the drawing or figure, as well as any text associated with the drawing
5 or figure (even if the associated text is not itself expressly cited). Similarly, where Defendant cites
6 particular text concerning a drawing or figure in the accompanying charts, the citation encompasses
7 that drawing or figure (even if the associated drawing or figure is not expressly cited).

8 The references cited in the attached claim charts may disclose the limitations of the Asserted
9 Claims expressly and/or inherently. Defendant may rely on inherency to demonstrate the invalidity
10 of the Asserted Claims. Moreover, certain prior art references and solutions may inherently
11 anticipate certain features of the asserted claims as construed by Plaintiff. Defendant may rely on
12 cited or uncited portions of the prior art, other documents, and expert testimony to establish the
13 inherency of certain features of the prior art to invalidate the Asserted Claims. Defendant also may
14 rely on any reference identified in these invalidity contentions or any other reference to prove that
15 the references are enabling, to provide a reason to combine the references, as an indication of the
16 state of the art, or to explain the meaning of a term used in any reference.

17 The suggested obviousness combinations may be presented in conjunction with or in the
18 alternative to Defendant's contentions regarding anticipation. These obviousness combinations
19 should not be construed to suggest that any reference included in any combination is not anticipatory
20 in its own right. Further, to the extent that Plaintiff contends that any of the references identified
21 does not constitute prior art under 35 U.S.C. § 102, Defendant reserves the right to rely upon other
22 prior art references in the same patent family with substantially identical disclosures as evidence of
23 invalidity based on the same theories as those disclosed below.

24 Throughout the charts, Defendant provides exemplary citations indicating where the cited
25 references disclose subject matter recited in the preambles of the claims, without regard to whether
26 the preambles are limitations of the claims. Defendant does not take any position at this time
27 regarding whether or not the preambles of the Asserted Claims are limitations, and will address this
28 topic, if necessary, during the scheduled claim construction process.

1 With regard to the prior art that Defendant identifies as rendering the Asserted Claims
2 obvious, non-limiting examples of the reasons why the prior art renders the Asserted Claims
3 obvious, including exemplary identification of combinations of prior art showing obviousness, are
4 provided below. Generally, for all prior art combinations addressed herein, a reason or motivation
5 to combine the prior art includes that each prior art reference is relevant to data communications
6 and/or power delivery between devices, and one of ordinary skill in the art tasked with implementing
7 such a system would have been motivated to investigate the various existing systems, patents, and
8 other publications, including those identified herein, to address his or her particular needs. The
9 combinations and modifications of the prior art to invalidate the Asserted Claims would have arisen
10 from ordinary innovation, ordinary skill, or common sense and/or would have been obvious to try
11 or otherwise predictable in the field of data communications and/or power distribution between
12 devices.

13 A person having ordinary skill in the art would have had a reason to combine the prior art
14 based on the nature of the problem to be solved, the teachings of the prior art, and the knowledge of
15 persons having ordinary skill in the art. For example, each of the prior art references cited for a
16 given Asserted Patent is relevant to the subject of the Asserted Patent, including, for example, data
17 communications methods and systems and/or power delivery systems and methods, including
18 addressing problems such as communications with multilevel functionality, synchronizing and
19 ordering data communications, negotiating power delivery, supplying power, and arbitrating control
20 of a control bus. In addressing these problems, one of ordinary skill in the art would have been
21 motivated to combine the teachings of research in the field.

22 Additionally, some prior art references cite or discuss other prior art references, illustrating
23 the close technical relationship among the prior art. To the extent that any prior art reference refers
24 to or discusses another prior art reference, either expressly or inherently, it would have been obvious
25 to combine those references for at least that reason.

26 As shown in the accompanying claim charts, numerous books and research papers show that
27 methods were being used to streamline packetized data transmission and power distribution across
28 device-to-device connections. Design incentives and other market forces would have prompted

1 combinations and modifications of the prior art. Design needs and market pressures provide ample
2 reason to combine prior art elements in the manner combined. *See KSR Int'l Co. v. Teleflex Inc.*,
3 550 U.S. 398, 401 (2007). Defendant reserves the right to supplement these disclosures if such
4 evidence of design needs and/or market pressures become apparent through discovery in this case.

5 Moreover, the Asserted Claims are also obvious because they merely arrange old elements,
6 with each performing the same function that had been known, to perform and yield no more than
7 what one having ordinary skill in the art would expect from such an arrangement.

8 Because there were a finite number of predictable solutions in the art of packetized data
9 transmission and power distribution across device-to-device connections with regard to any claimed
10 feature, it would have been obvious to a person of ordinary skill in the art to pursue the known
11 options. A person skilled in this art would have been familiar with all the claim elements that the
12 patentees used to distinguish the prior art during prosecution. The identified prior art references
13 merely use those familiar elements for their primary or well-known purposes and in a manner well
14 within the ordinary level of skill in the art. Accordingly, common sense and the knowledge of one
15 having ordinary skill in the art render the Asserted Claims invalid.

16 **C. Reservation of Rights**

17 Prior art not currently included in this disclosure may become relevant. Defendant is
18 currently unaware of the extent, if any, to which Plaintiff will contend that limitations of the
19 Asserted Claims are not disclosed in the prior art identified by Defendant or contend that prior art
20 identified by Defendant does not qualify as prior art. Defendant reserves the right to identify other
21 references that would have made the addition of the allegedly missing limitation to the disclosed
22 device or method obvious or show that the allegedly missing limitation would have been known or
23 readily apparent to one of ordinary skill in the art at the time of the invention in light of the disclosure
24 of the prior art at issue or other prior art. Defendant further reserves the right to rely on any of the
25 references produced concurrently with these contentions in order to demonstrate the state of art at
26
27
28

1 the alleged times of invention and as evidence of the knowledge of one of ordinary skill in the art¹
2 in support of any motivations to modify or combine the charted prior art references with other
3 references or knowledge.

4 To the extent that Defendant charted a published patent application that later issued as a
5 patent that includes substantially the same disclosure, Defendant contends that the issued patent
6 discloses the claims for at least the same reasons explained in connection with the published
7 application and Defendant reserves its rights to rely on the issued patent to establish invalidity.
8 Similarly, to the extent that Defendant charted an issued patent the application for which was
9 previously published (and which contains substantially the same disclosure), Defendant contends
10 that the published application discloses the claims for at least the same reasons explained in
11 connection with the issued patent and Defendant reserves the right to rely on the published
12 application to establish invalidity (including to establish an earlier prior art date).

13 Consistent with Scheduling Order (Dkt. 93), and in view of the following, Defendant
14 reserves the right to supplement or otherwise amend these Invalidity Contentions. This is
15 particularly true for all claims for which Plaintiff has not provided adequate infringement
16 contentions.

17 Plaintiff may also be aware of additional prior art that is not known to Defendant. To the
18 extent Plaintiff produces additional prior art responsive to Defendant's discovery requests after these
19 contentions are served, Defendant may supplement its Invalidity Contentions with prior art
20 contained in such production once it has had a fair opportunity to review, analyze, and chart such
21 prior art. Defendant reserves the right to amend its Invalidity Contentions with any additional
22 potential prior art known by Plaintiff but not yet disclosed to Defendant.

23 Defendant provides these Invalidity Contentions only for the claims that are asserted by
24 Plaintiff, but reserves the right to seek invalidation of all claims in each of the Asserted Patents.

27 ¹ For purposes of these Invalidity Contentions, the term "general knowledge" includes the common
28 knowledge and common sense of a POSITA as well as the general knowledge of POSITAs in the
field.

1 In addition to the prior art that is set forth in the charts, additional prior art references are
2 being produced concurrently with these contentions. This additional art may be relevant to the
3 validity of the Asserted Claims depending on the positions taken by Plaintiff, and in any event may
4 be referenced to show the state and evolution of technology in these fields. Accordingly, for the
5 foregoing reasons, Defendant reserves the right to supplement these Invalidity Contentions with
6 specific claim charts and obviousness combinations with the additional references based on the
7 allegations and contentions asserted by Plaintiff as these allegations and corresponding
8 constructions of the claims become clear.

9 **D. Ongoing Investigation**

10 Defendant's investigation is ongoing, and Defendant expressly reserves the right to amend
11 its disclosures and document production to account for evidence uncovered as its investigation
12 continues. Such amendments include identifying and relying on additional references that may
13 result from Defendant's further search and analysis. Defendant reserves the right to supplement
14 these contentions in light of any additional prior art of which Plaintiff is aware and has not disclosed
15 to Defendant in discovery, or that might be subsequently disclosed by Plaintiff in response to
16 Defendant's discovery requests. An example of such prior art may include products sold and offered
17 for sale by Silicon Image and/or Lattice Semiconductor. Such products may have been offered for
18 sale or publicly shown in a manner that renders them prior art under 35 U.S.C. §§ 102 and 103.
19 Defendant reserves the right to supplement these contentions to rely on those and other products
20 from Plaintiff. Defendant's investigation into prior art systems and products is ongoing, and
21 Defendant reserves the right to amend these contentions to reflect the identification of and
22 information about such systems and products learned through discovery.

23 Defendant anticipates issuing subpoenas to third parties believed to have knowledge,
24 documentation and/or corroborating evidence concerning some of the prior art listed herein and/or
25 additional prior art. These third parties include, but are not limited to, the authors, employers of
26 inventors, assignees, or former or current employees of assignees or previous assignees, of the
27 references identified in these Invalidity Contentions. Defendant reserves the right to supplement
28

these contentions in light of any newly discovered information produced by these or other companies from which Defendant may seek discovery.

E. Incorporation by Reference

Defendant hereby incorporates by reference all arguments made in all IPR petitions challenging any Asserted Claim, including any decision instituting IPR that is filed after the date of these contentions, including the following IPR proceedings:

- IPR2024-01482;
- IPR2024-01480;
- IPR2024-01479;
- IPR2024-01478;
- IPR2024-01481;
- IPR2024-01429;
- IPR2024-01428.

Defendant further incorporates by reference the file history of each Asserted Patent and the prior art cited therein.

II. PRIORITY DATE OF THE ASSERTED PATENT CLAIMS

Plaintiff asserted the following priority dates for the Asserted Claims in its Infringement Contentions:

Asserted Patent	“Priority Date”
’905 Patent	“at least a priority date of November 22, 2000”
’307 Patent	“at least a priority date of June 12, 2003”
’798 Patent	“at least a priority date of November 22, 2000”
’265 Patent	“at least a priority date of March 31, 2011”
’712 Patent	“at least a priority date of December 11, 2008”
’520 Patent	“at least a priority date of January 4, 2008”
’231 Patent	“at least a priority date of January 4, 2008”
’103 Patent	“at least a priority date of April 14, 2014”

1 It is Plaintiff's burden to show entitlement to its asserted priority dates, and Defendant asserts
2 that Plaintiff has failed to meet that burden. Plaintiff has further failed in its obligations under PLR
3 3-1(f) to disclose "the priority date to which each asserted claim allegedly is entitled," at least
4 because it discloses ambiguous "priority dates" qualified with the phrase "at least as early as." See
5 UCT's Infringement Contentions at 7-8, served October 21, 2024. To the extent Plaintiff attempts
6 to rely on a different date from the specifically enumerated "Priority Dates" listed above (i.e., under
7 the "at least" language), Defendant reserves the right to supplement these contentions. Moreover,
8 because discovery has not yet been completed, Defendant has relied on Plaintiff's assertions for the
9 purposes of identifying relevant prior art in these Invalidity Contentions, but Defendant does not
10 concede that those priority dates are accurate. Defendant reserves the right to supplement these
11 Invalidity Contentions should discovery reveal that Plaintiff is not entitled to the asserted priority
12 date. In addition, Defendant also reserves the right to supplement these contentions should Plaintiff
13 subsequently attempt to amend its infringement contentions in any way, or to otherwise modify its
14 infringement allegations or seek to establish an earlier date of invention.

15 **III. THE ASSERTED CLAIMS OF THE '905 PATENT ARE INVALID**

16 **A. Identification of Prior Art**

17 Defendant contends that the prior art references charted in Exhibits A-1 through A-8,
18 discussed in any incorporated IPR petition, and/or described below anticipate and/or render obvious,
19 alone or in combination, one or more of the Asserted Claims of the '905 Patent.

20 **1. The '905 Patent Claims Are Anticipated by the Prior Art**

21 Some or all of the Asserted Claims of the '905 Patent are invalid as anticipated under 35
22 U.S.C. § 102 in view of each of the prior art references identified in the claim charts included in
23 Exhibit A-1 through A-8 and identified in each incorporated IPR petition, which identify specific
24 examples of where each limitation of the Asserted Claims is found in the prior art references. As
25 explained above, the cited portions of prior art references identified in the attached claim charts are
26 exemplary in nature and representative of the content and teaching of the prior art references, and
27 should be understood in the context of the reference as a whole and as they would be understood by
28 a person of ordinary skill in the art ("POSITA").

1 In addition to references identified in any incorporated IPR petition, Defendant identifies the
2 following references as anticipating one or more of the Asserted Claims of the '905 Patent under 35
3 U.S.C. § 102. The table of anticipating references below is exemplary, and it does not constitute an
4 admission that any reference not listed below does not also anticipate the claims of the '905 Patent.
5 Further, Defendant contends that any prior art reference in the attached charts that is charted for
6 each limitation of any given claim, anticipates that claim, regardless of whether that prior art
7 reference is listed in the following tables.

8 **a) Prior Art Patents and Applications²**

9

Number	Published/Issued Date	Short Name	Exhibit Number
UK Patent App. No. GB 2344029	May 24, 2000	Banes	A-1
U.S. Patent No. 4,542,380	September 17, 1985	Beckner	A-2
U.S. Patent No. 5,557,608	September 17, 1996	Calvignac	A-3
U.S. Patent No. 5,845,085	December 1, 1998	Gulick	A-4
U.S. Patent No. 5,574,934	November 12, 1996	Mirashrafi	A-5
U.S. Patent No. 5,974,464	October 26, 1999	Shin '464	A-6

10
11
12

13 Defendant additionally identifies and relies on any system, product, or public knowledge or
14 use that embodies or otherwise incorporates any of the prior art patents and publications listed
15 above. Defendant reserves the right to identify and rely on systems that represent different versions
16 or are otherwise related variations of the identified systems. Defendant also incorporates by
17 reference any and all other prior art systems identified in any other case brought by Plaintiff and/or
18 involving the Asserted Patents.

19 To the extent any item of prior art cited above is deemed not to disclose, explicitly or
20 inherently, any limitation of an asserted claim of the '905 Patent, Defendant contends that any
21 difference between that prior art and the corresponding patent claim would have been either inherent
22 in the art or obvious to a person of ordinary skill in the art, even if Defendant has not specifically
23 denoted that the art is to be combined with the knowledge of a person of ordinary skill in the art.

24
25
26
27 ² Where the accompanying charts cite a particular drawing or figure, the citation encompasses the
28 description of the drawing or figure, as well as any text associated with the drawing or figure (even
if the associated text is not by itself expressly cited). Similarly, where the accompanying charts cite
particular text concerning a drawing or figure, the citation also encompasses that drawing or figure
(even if the associated drawing or figure is not expressly cited).

1 **b) Prior Art Systems**

2 On information and belief, the systems identified below were in public use, on sale, or
3 otherwise available to the public before the priority date of the '905 Patent. Defendant's further
4 investigation and/or subsequent discovery from Plaintiff or third parties with knowledge regarding
5 prior art systems may reveal additional relevant prior art systems and/or further information
6 regarding the systems identified below, or other relevant prior art systems. Defendant reserves the
7 right to supplement these Invalidity Contentions, based on subsequent investigation and discovery,
8 including from third parties.

9

System	Available At Least As Of	Short Name	Exhibit Number
10 IBM Personal Systems/2 implementing 11 High-Level Data Link Control (HDLC) protocol	1997	PS/2	A-7
12 Apple Power Mac G4 (Gigabit Ethernet) implementing IEEE 802.3-1998	2000	802.3-1998	A-8

13 Defendant additionally identifies and relies on any system, product, or public knowledge or
14 use that embodies or otherwise incorporates any of the prior art patents and publications listed
15 above. Defendant reserves the right to identify and rely on systems that represent different versions
16 or are otherwise related variations of the identified systems. Defendant also incorporates by
17 reference any and all other prior art systems identified in any other case brought by Plaintiff and/or
18 involving the Asserted Patents.

19 To the extent any item of prior art cited above is deemed not to disclose, explicitly or
20 inherently, any limitation of an asserted claim of the '905 Patent, Defendant contends that any
21 difference between that prior art and the corresponding patent claim would have been either inherent
22 in the art or obvious to a person of ordinary skill in the art, even if Defendant has not specifically
23 denoted that the art is to be combined with the knowledge of a person of ordinary skill in the art.

24 **2. The '905 Patent Claims Are Obvious Over the Prior Art**

25 To the extent Plaintiff argues that any limitation of the asserted claims of the '905 Patent are
26 not explicitly disclosed by an item of prior art identified above, in Exhibits A-1 through A-8, or
27 discussed in any incorporated IPR petition, any purported differences are such that the claimed
28 subject matter as a whole would have been obvious to one skilled in the art at the time of the alleged

1 invention, in view of the state of the art and knowledge of those skilled in the art. The item of prior
2 art would, therefore, render the relevant claims invalid as obvious under 35 U.S.C. § 103.

3 It also would have been obvious to combine any of the prior art in Exhibits A-1 through A-
4 8 with each other, at least because these prior art references relate to data transmission methods and
5 devices utilizing certain transmission schemes in the same field of endeavor and to solve similar
6 problems. For example, the transmission schemes disclosed by the prior art include packet ordering,
7 such as pausing, interrupting, prioritizing, and/or resuming paused transmissions of packetized data
8 designed to solve a number of problems that were known in the art. *See, e.g.*, '905 Patent, 2:59-66
9 ("Existing memory devices that are designed to support access patterns with a high temporal and
10 spatial relationship may not be appropriate for uses having access patterns with a lower spatial
11 relationship."); 3:15-19 ("[E]xisting memory devices are not particularly suitable for many uses
12 because the memory devices typically allow access by only one accessing device at a time and
13 because the memory devices typically operate at different clock rates than the accessing devices.");
14 and 3:34-36 ("Existing communications protocols, such as Fibre Channel, may have an
15 unacceptable overhead for communicating with memory devices."). Therefore, these references
16 provide interrelated teachings and one of ordinary skill would have looked to the concepts in any of
17 these references when attempting to solve the problems purportedly solved by the '905 Patent,
18 among other asserted patents.

19 Turning to the prior art, U.S. Patent No. 5,574,934 to Mirashrafi et. al ("Mirashrafi '934"),
20 issued on November 12, 1996, discloses a system for priority-based transmission of signals.
21 Mirashrafi '934 at Abstract. For instance, transmission of lower priority signals may be interrupted
22 while signals of higher priority are transmitted before resumption of the lower priority signal
23 transmission. *Id.* at 1:46-58. Signals may be transmitted in data packets over a communication link
24 such as an ISDN channel. *Id.* at 71:11-23.

25 U.S. Patent No. 5,845,085 to Dale E. Gulick ("Gulick '085"), issued on December 1, 1998,
26 discloses a data-link controller for receiving and transmitting frames of serialized data over a data-
27 link. Gulick '085 at Abstract. Gulick '085 specifically describes that data may often be transmitted
28 or received in "packets" or "frames" of information. *Id.* at 1:17-25. Gulick '085 further discusses

1 the use of flag signals to mark states or conditions for the link controller transmitter or receiver. *Id.*
2 at 2:18-44.

3 U.S. Patent No. 4,542,380 to Beckner, *et. al* (“Beckner ’380”), issued September 17, 1985,
4 discloses a method and apparatus for graceful preemption on a digital communications link. Beckner
5 ’380 at Abstract. A link controller is configured on a respective transmitting or receiving end of a
6 communications link to interrupt and resume communications according to signals such as a
7 “preemption signal” or “end preemption signal”. *Id.* at 2:10-42.

8 U.S. Patent No. 5,974,464 to Shin, *et. al* (“Shin ’464”), issued October 26, 1999, discloses
9 a high speed digital interface for transmitting information (*e.g.*, video) over various transmission
10 media. Shin ’464 at Abstract. In particular, Shin ’464 discloses an encoder and deserializer
11 configured to distinguish encoded characters based on a number of logical transitions. *Id.* at 3:55-
12 4:5. Shin ’464 further discloses encoding and transmission of in-band and out-of-band characters
13 such as control characters which can be distinguished from characters within the transmitted data
14 stream. *Id.* at 9:49-10:8.

15 UK Patent Application No. GB 2,344,029 to David Banes (“Banes ’029”), published on May
16 24, 2000, discloses a data communication network technique involving interruption of lower priority
17 data packets such that higher priority packets can be transmitted. Banes ’029 at Abstract. Banes ’029
18 specifically discloses the use of priority flags, interrupt codes, and resumption codes in order to
19 facilitate preemption and resumption of lower priority transmissions until higher priority packets
20 are sent. *Id.* at 11:18-12:18.

21 U.S. Patent No. 5,557,608 to Calvignac *et. al* (“Calvignac ’608”), issued September 17,
22 1996, discloses a method and apparatus for preempting low-priority traffic in favor of high-priority
23 traffic transmission. Calvignac ’608 at 2:25-38. Calvignac ’608 discloses transmission of pieces of
24 data in packets with headers used by each node of a packet switching network to send packets toward
25 their destination. *Id.* at 3:13-27. Calvignac ’608 further discloses the use of byte aligned flags to
26 signify starting and ending preemption. *Id.* at 4:44-49.

27 The IBM Personal System/2 personal computer system, implementing the OS/2 2.0
28 operating system, was available on the market at least as of 1992. IBM’s “Writing OS/2 Warp

1 Device Drivers in C”, third edition, discloses that IBM PS/2 systems implemented HDLC protocol,
2 which is further described in European Patent Publ. No. 0582537A2 (“Cidon ‘537”), and discloses
3 data packet transmission between nodes of a packet switching network and the use of byte aligned
4 flags to signify starting and ending preemption. Cidon ‘537 at 2:9-18, 3:5-6, 4:49-58.

5 The Apple Power Mac G4 (Gigabit Ethernet) personal computer system from was available
6 on the market at least as of August, 2000. The Power Mac G4 implements 10/100/1000BASE-T
7 Ethernet, which is governed by the IEEE 802.3 standard. The IEEE 802.3 standard was available at
8 least as of June 25, 1998. The Power Mac G4 therefore implements the IEEE 802.3 standard’s
9 physical layer and data link layer’s media access control (MAC) of wired Ethernet, including a local
10 area network (LAN) access method using carrier-sense multiple access with collision detection
11 (CSMA/CD). *See* Sec. 4.

12 Accordingly, because each of the identified references are directed to similar devices in the
13 similar field of endeavor, a person of ordinary skill in the art would be motivated to combine the
14 teachings of two or more references together because the references disclose similar systems that
15 solve the same problems in similar ways. Thus, it would have been obvious to one of ordinary skill
16 in the art to combine any of the foregoing references and one of ordinary skill would have expected
17 such a combination to be successful.

18 To the extent that it is determined that any of the above references do not disclose a particular
19 claim element, a person skilled in the art would have been motivated to combine any of the above
20 references or systems (as documented in the claim charts attached as Exhibits A-1 through A-8). In
21 particular, the combinations identified herein would merely have been (a) a combination of prior art
22 elements according to known methods to yield predictable results; (b) a simple substitution of one
23 known element for another to obtain predictable results; (c) a use of known technique to improve
24 similar devices or methods in the same way; (d) application of a known technique to a known device
25 or method ready for improvement to yield predictable results; (e) obvious to try; and/or (f) known
26 work in one field of endeavor prompting variations of it for use in either the same field or a different
27 one based on design incentives or other market forces since the variations are predictable to one of
28 ordinary skill in the art. Moreover, a person of ordinary skill in the art had a reason to combine

1 these references because—at a minimum—they all pertain to data transmission methods and devices
2 utilizing certain transmission schemes.

3 As discussed above, the motivation to combine the teachings of the patents and other prior
4 art referenced above is found in the art as specified in the charts and in: (1) the nature of the problem
5 being solved, (2) the express, implied and inherent teachings of the prior art, (3) the knowledge of
6 persons of ordinary skill in the art; and (4) the fact that the prior art is generally directed towards
7 data transmission methods and devices utilizing certain transmission schemes, and (5) the
8 predictable results obtained in combining the different elements of the prior art. The Supreme Court
9 has held that a showing of a motivation to combine within the references themselves is not required
10 to prove obviousness. *See KSR*, 550 U.S. at 401 (“Any need or problem known in the field of
11 endeavor at the time of invention may provide the motivation to combine.”).

12 For example, to the extent that it is determined that any of the above references do not
13 disclose the general concept of preempting and resuming data transmission as claimed, it would
14 further have been obvious to modify the teachings of that reference to include this feature in view
15 of the knowledge of a POSITA and the teachings of these features in at least the following references
16 and systems: *See, e.g.*, Mirashrafi ’934, Beckner ’380, Calvignac ’608, Banes ’029, PS/2, and 802.3-
17 1998. As demonstrated in the attached claim charts for these references, each discloses preemption
18 of data transmission on the basis of priority, which was well known in the art at the time of the ’905
19 Patent filing. Therefore, a POSITA would be motivated to make such a modification and/or
20 combination.

21 As an additional example, to the extent that it is determined that any of the above references
22 do not disclose transmitting or receiving “packets” as claimed, it would further have been obvious
23 to modify the teachings of that reference to include this feature in view of the knowledge of a
24 POSITA and the teachings of these features in at least the following references and systems: *See,*
25 *e.g.*, Mirashrafi ’934, Gulick ’085, Calvignac ’608, Banes ’029, PS/2, and 802.3-1998. As
26 demonstrated in the attached claim charts for these references, each discloses transmission of data
27 in various container formats including packets. For instance, Gulick ’085 describes common data-
28

1 link transmission in “packets” or “frames” of information. Gulick ’085 at 1:17-25. Therefore, a
2 POSITA would be motivated to make such a modification and/or combination.

3 As an additional example, to the extent that it is determined that any of the above references
4 do not disclose transmitting or receiving indicators such as a “preempt indicator” or “continue
5 indicator” as claimed, it would further have been obvious to modify the teachings of that reference
6 to include this feature in view of the knowledge of a POSITA and the teachings of these features in
7 at least the following references and systems: *See, e.g.*, Beckner ’380, Banes ’029, Calvignac ’608,
8 Gulick ’085, PS/2, and 802.3-1998. As demonstrated in the attached claim charts for these
9 references, each discloses transmission of symbols or flags signifying preemption or resumption of
10 data transmission. For instance, Beckner ’380 describes a link controller for preemption of data
11 using characters such as “PREEMP”, represented in binary as “11111110.” Beckner ’380 at 4:18-
12 52. Similarly, Banes ’029 discusses a priority detector and interrupt device to facilitate packet
13 interruption and resumption using an “interrupt code” and “resume code,” respectively. Banes ’029
14 at 11:18-12:18. Therefore, a POSITA would be motivated to make such a modification and/or
15 combination.

16 As an additional example, to the extent that it is determined that any of the above references
17 do not disclose “in-band symbols” and “out-of-band symbols” as claimed, it would further have
18 been obvious to modify the teachings of that reference to include this feature in view of the
19 knowledge of a POSITA and the teachings of these features in at least the following references and
20 systems: *See, e.g.*, Shin ’464, Beckner ’380, Calvignac ’608, Banes ’029, Gulick ’085, PS/2, and
21 802.3-1998. As demonstrated in the attached claim charts for these references, each discloses
22 symbols or characters including those that are in-band and out-of-band. For instance, Shin ’464
23 describes “selected out-of-band characters easily distinguishable from in-band characters.” Shin
24 ’464 at 14:37-62. Similarly, Beckner ’380 describes a link controller for graceful preemption of data
25 using characters such as “PREEMP,” represented in binary as “11111110.” Beckner ’380 at 4:18-
26 52. As discussed in the ’905 Patent, in-band and out-of-band symbols may be distinguished by the
27 number of bit transitions occurring in their binary representation. ’905 Patent at 24:33-46. Therefore,
28 a POSITA would be motivated to make such a modification and/or combination.

1 As an additional example, to the extent that it is determined that any of the above references
2 do not disclose “primitives” as claimed, it would further have been obvious to modify the teachings
3 of that reference to include this feature in view of the knowledge of a POSITA and the teachings of
4 these features in at least the following references: *See, e.g.*, Mirashrafi ’934, Shin ’464, Calvignac
5 ’608, Banes, PS/2, and 802.3-1998. As demonstrated in the attached claim charts for these
6 references, each discloses symbols or characters including in-band and out-of-band. For instance,
7 Mirashrafi ’934 describes a “set of primitives” such as “comm primitives” implemented for API
8 calls. Mirashrafi ’934 at 28:61-65. In addition, transmitting primitives for the purpose of
9 communication and synchronization between networked components was well known in the art at
10 the time of the ’905 filing. Therefore, a POSITA would be motivated to make such a modification
11 and/or combination.

12 As an additional example, to the extent that it is determined that any of the above references
13 do not disclose a “header that is transmitted only once” as claimed, it would further have been
14 obvious to modify the teachings of that reference to include this feature in view of the knowledge
15 of a POSITA and the teachings of these features in at least the following references: *See, e.g.*,
16 Calvignac ’608, Mirashrafi ’934, Banes ’029, PS/2, and 802.3-1998. As demonstrated in the
17 attached claim charts for these references, each at least inherently discloses a header that is initially
18 transmitted and is not repeated upon continuation of the packet transmission. For instance,
19 Calvignac ’608 at Fig. 5 depicts a first packet of data with a packet header, a second packet with a
20 packet header, and the continuation of the first packet data without repeating the header. As
21 discussed in the ’905 specification, merging segmented packets of the same transaction would have
22 been appreciated by a POSITA as a way to efficiently transmit packet switched data. ’905 Patent at
23 13:18-39. Additionally, Mirashrafi ’934 noted that it would be desirable for a computing system to
24 avoid “being inundated with subsequent signal packets it may not be able to handle.” *See* Mirashrafi
25 ’934, 78:9-15. To address this issue, Calvignac ’608 provides a first packet of data with a packet
26 header, a second packet with a packet header, and the continuation of the first packet data without
27 repeating the header, to achieve the technological improvements contemplated by the existing prior
28

1 art and the '905 Patent. Therefore, a POSITA would be motivated to make such a modification
2 and/or combination.

3 In addition, one of ordinary skill in the art would have been motivated to combine the prior
4 art references. One of skill in the art would have would have been motivated to combine these
5 references: (1) by their education, knowledge, and experience; (2) by the state of the prior art as a
6 whole; (3) by the nature of the problem to be solved; (4) by common sense and ordinary ingenuity;
7 and (5) by a desire to create a device, system, and method of controlling communication of computer
8 data. Moreover, one of ordinary skill in the art would have been well-equipped with sufficient
9 education, knowledge, and training to make the specific combinations with a reasonable expectation
10 of success given the simplicity of the electrical components to one of ordinary skill in the art, the
11 predictability of the arts, and the minimal level of experimentation needed to combine the various
12 teachings.

13 One of skill in the art, seeking to solve these problems, would have looked to analogous art
14 to identify ways to solve the problem. Indeed, the solution identified by the patentee had already
15 been identified by others in the field, and one of ordinary skill in the art would have been motivated
16 to combine such analogous teachings in the same manner proposed by the patentee. Additionally,
17 one of skill in the art would have had a reasonable expectation of success because the references
18 contained analogous teachings to those proposed by the patentee, the references describe relatively
19 simple electrical technologies in predictable fields, and the modifications and combinations would
20 not require undue experimentation. As such, one of skill would have been motivated to combine the
21 references.

22 Thus, in addition to the combinations discussed above, exemplary combinations which
23 render obvious some or all of the Asserted Claims of the '905 Patent are listed in **Appendix A**, Sec.
24 I.

25 **B. Invalidity of the '905 Patent Based on 35 U.S.C. § 112, ¶ 1**

26 Based on Defendant's present understanding of Plaintiff's asserted scope of the claims of
27 the '905 Patent, to the extent such positions can be understood from Plaintiff's Infringement
28 Contentions, Defendant asserts that the Asserted Claims of the '905 Patent are invalid for failure to

1 provide a written description that enables the full scope of the Asserted Claims based on at least the
2 following claim terms, phrases, or limitations:

- 3 • **“the out-of-band symbols are not transition optimized” (claim 23):** This term is not
4 explicitly defined in the specification, and “optimization” of bit transitions within a symbol
5 is described inconsistently. For example, the ‘905 Patent specification describes that
6 “transition control” may be “optimized to either maximize or minimize the number of
7 transitions in symbols that are to be transmitted.” ‘905 Patent at 23:50-53. The number of
8 bit transitions per symbol described for “optimization” is conflicting, describing in-band
9 symbols as having “at least four transitions” (*id.*, 24:41-46), but also that the transitions may
10 be “minimized” in order to “reduc[e] electromagnetic interference.” *Id.*, 23:59-67. One of
11 skill in the art would not understand how to implement out-of-band symbols that are not
12 transition optimized without undue experimentation based on the descriptions in the
13 specification. Thus, this term is invalid for lack of written description support and lack of
14 enablement.
- 15 • **“a preemption component that signals the transmission component to stop transmitting
16 the first packet, transmits a preempt indicator indicating that a second packet is to be
17 transmitted, transmits the second packet, and signals the transmission component to
18 continue transmitting the first packet” (claim 21):** The specification of the ‘905 Patent
19 does not identify a preemption component, let alone a preemption component that signals a
20 transmission component to continue transmitting a first packet. Thus, the specification lacks
21 written description support for this limitation.

22 Based on Defendant’s present understanding of Plaintiff’s Infringement Contentions and
23 apparent interpretation of the scope of the Asserted Claims, at least one or more of these claim terms,
24 phrases, and limitations lack written description support, as they are not identified, described, or
25 explained in the specification of the Asserted Patent, and do not enable a person of ordinary skill in
26 the art to practice the claimed invention without undue experimentation or to distinguish all
27 operative embodiments from all nonoperative embodiments without undue experimentation.

1 In addition to Defendant's contentions regarding the specifically listed terms above,
2 Defendant contends that UCT has failed to identify specific support for each limitation of each
3 Asserted Patent in its Infringement Contentions, and instead points to the same or similar
4 information as satisfying each claim limitation. Defendant therefore contends that there is no written
5 description support for the identified, described, or explained in the specification of the Asserted
6 Patents to enable a person of ordinary skill in the art to practice the claimed invention under the
7 wide claim scope UCT appears to be contending applies.

8 The written description and enablement issues identified above apply to all claims that
9 include the identified limitations, either explicitly or through claim dependency, and are not limited
10 to the exemplary claims listed above.

11 **C. Invalidity of the '905 Patent Based on 35 U.S.C. § 112, ¶ 2**

12 Based on Defendant's present understanding of Plaintiff's asserted scope of the claims of
13 the '905 Patent, to the extent such positions can be understood from Plaintiff's Infringement
14 Contentions, Defendant asserts that the Asserted Claims of the '905 Patent are invalid for reciting
15 at least the following claim terms, phrases, or limitations:

- 16 • **"transition optimized" (claim 23):** This term is not explicitly defined in the specification,
17 and "optimization" of bit transitions within a symbol is described inconsistently. For
18 example, the '905 Patent specification describes that "transition control" may be "optimized
19 to either maximize or minimize the number of transitions in symbols that are to be
20 transmitted." '905 Patent at 23:50-53. The number of bit transitions per symbol described
21 for "optimization" is conflicting, describing in-band symbols as having "at least four
22 transitions" (*id.*, 24:41-46), but also that the transitions may be "minimized" in order to
23 "reduc[e] electromagnetic interference." *Id.*, 23:59-67.

24 These claim terms, phrases, limitations, and all dependent claims thereof, as apparently
25 construed by Plaintiff, violate the definiteness requirements of 35 U.S.C. § 112 at least because they
26 fail to inform, with reasonable certainty, those skilled in the art about the scope of the invention.

27 Based on Defendant's present understanding of Plaintiff's Infringement Contentions, at least
28 one or more of these claim terms, phrases, and limitations are indefinite because they are

1 inconsistent with or broader than the alleged invention disclosed in the specification and during
2 prosecution, and given Plaintiff's apparent constructions of the claims, a person of ordinary skill in
3 the art at the time of the invention would not understand what is claimed with reasonable certainty,
4 even when the claims are read in light of the specification and prosecution history.

5 Additionally, at least claim 21 (and its dependent claims) of the '905 Patent recites functions
6 without sufficient structure for performing the function, thus invoking 35 U.S.C. § 112, ¶ 6. Because
7 the specification of the '905 Patent also does not recite structure for performing the function, the
8 following terms are invalid as indefinite under 35 U.S.C. §§ 112, ¶ 2:

- 9 • "a transmission component that transmits a first packet" (claim 21)
- 10 • "a preemption component that signals the transmission component to stop transmitting the
11 first packet, transmits a preempt indicator indicating that a second packet is to be transmitted,
12 transmits the second packet, and signals the transmission component to continue transmitting
13 the first packet" (claim 21)

14 The indefiniteness issues identified above apply to all claims that include the identified
15 limitations, either explicitly or through claim dependency, and are not limited to the exemplary
16 claims listed above.

17 **IV. THE ASSERTED CLAIMS OF THE '307 PATENT ARE INVALID**

18 **A. Identification of Prior Art**

19 Defendant contends that the prior art references charted in Exhibits B-1 through B-11,
20 discussed in any incorporated IPR petition, and/or described below anticipate and/or render obvious,
21 alone or in combination, one or more of the Asserted Claims of the '307 Patent.

22 **1. The '307 Patent Claims Are Anticipated by the Prior Art**

23 Some or all of the Asserted Claims of the '307 Patent are invalid as anticipated under 35
24 U.S.C. § 102 in view of each of the prior art references identified in the claim charts included in
25 Exhibit B-1 through B-11, or identified in any incorporated IPR petition, which identify specific
26 examples of where each limitation of the Asserted Claims is found in the prior art references. As
27 explained above, the cited portions of prior art references identified in the attached claim charts are
28 exemplary in nature and representative of the content and teaching of the prior art references, and

1 DATED: December 5, 2024

Respectfully submitted,
/s/ Lauren E. Douville
B. Trent Webb (*pro hac vice*)
Lauren E. Douville (*pro hac vice*)
Ryan J. Schletzbaum (*pro hac vice*)
SHOOK, HARDY & BACON LLP
2555 Grand Boulevard
Kansas City, Missouri 64108-2613
T: 816.474.6550
F: 816.421.5547
bwebb@shb.com
ldouville@shb.com
rschletzbaum@shb.com

Amelia Murray (*pro hac vice*)
SHOOK, HARDY & BACON LLP
111 S. Wacker Dr., Suite 4700
Chicago, IL 60606
T: 312.704.7700
F: 312.558.1195
aemurray@shb.com

Megan Whyman Olesek
Keeley I. Vega
TURNER BOYD SERAPHINE LLP
155 Bovet Road, Suite 750
San Mateo, CA 94402
T: 650.521.5930
olesek@turnerboyd.com
vega@turnerboyd.com

Attorneys for Defendant HP Inc

19 **CERTIFICATE OF SERVICE**

20 I hereby certify that on December 5, 2024, I served a copy of the foregoing along with
21 accompanying exhibits and document production via electronic mail on all counsel of record.

23 /s/ Dana E. Hardy
24 On behalf of Lauren E. Douville.

Exhibit A-1

Invalidity of the '905 Patent in View of UK Patent Application No. GB 2,344,029 to David Banes (Banes '029)

This chart provides examples of where the prior art reference discloses, either expressly or inherently, the claim elements of asserted U.S. Patent No. 7,154,905 (“the ‘905 patent”). The citations herein are exemplary and are not exhaustive; Defendant has cited the most relevant portions of the identified prior art. For each citation, Defendant hereby incorporates by reference the entire cited prior art reference, and reserves the right to rely on uncited portions of each identified prior art reference. To provide context or identify the state of the art at the time of the alleged invention, Defendant reserves the right to rely on: (1) uncited portions of the identified prior art; (2) other prior art not identified herein; (3) references that show the state of the art (irrespective of whether such references themselves qualify as prior art); (4) factual testimony from the inventors or authors of the prior art references, or purveyors of prior art devices; and (5) expert testimony.

Where Defendant cites a figure, the citation includes any text associated with the figure. Where Defendant cites passages relating to a figure, the citation includes the associated figure any other text associated with that figure. Where Defendant cites particular prior art as disclosing a claim element, that citation equally applies to all identical or similar claim elements in this chart. Defendant reserves the right to further assert that a claim element is inherent, the element would have been obvious to a person of ordinary skill in the art, or the element is disclosed in other prior art that may be combined with the cited prior art. To establish the inherency of certain features of the prior art to invalidate the asserted claims, Defendant may rely on cited or uncited portions of the prior art, other documents, factual testimony, and expert testimony.

This invalidity chart is based on information presently available to Defendant, and the information herein is provided as a non-limiting example.

Banes '029 was filed on October 2, 1998, and published on May 24, 2000; therefore, Banes '029 is prior art under at least 35 U.S.C. § 102(b).

Exhibit A-1

Claim Limitation		Banes '029
Claim 1		
1[p]	A method for transmitting packets, the method comprising:	To the extent the preamble is limiting, Banes '029 discloses this element and/or renders it obvious either alone or in combination with other references and/or the knowledge of one of ordinary skill in the art. <i>See, e.g.:</i> “The transmission of a lower priority data packet over a network is interrupted so that a data packet of a higher priority can be transmitted, after which the transmission of the lower priority data packet is resumed. A code is inserted into the lower priority packet signifying interruption. Interruption may be decline if a count of interruptions reaches a maximum count. Data packets have a length or type field in the header signifying long or short packets. The packet size is selected according to voice or data applications. Application is to ATM or Ethernet networks.” Banes '029 at Abstract. “The present invention relates to a data communication network. There are a number of data communication protocols in common usage. As is well-known, a data communication protocol is defined as a series of hierarchal layers, the lowest layer defining the physical characteristics of the transfer medium (for example cable or fiber optic), and higher levels defining software interfacing to applications. One example of a known communications network is an Ethernet network. In such a network data is transported in packets of a variable length of up to approximately 1500 bytes. This type of network is well suited to local area network (LAN) applications for transferring computer data files or for transferring TCP/IP data, which is generally transferred in large blocks. It is not, however, as well suited to voice or to telecommunications networks in which data needs to be switched rapidly and frequently between destinations. Another example of a network is an ATM network. In such a network, data is transmitted in fixed length cells of 53 bytes, 48 bytes of which contain the data or "payload" and 5 bytes of which contain a header. Because of the small size of the packets, packets can be readily switched between several different destinations, and the network is well suited to the needs of

Exhibit A-1

telecommunications and voice traffic. Larger blocks of data can be accommodated simply by transmitting them over a series of ATM packets. ATM networks have been successfully used to carry both voice and computer data. The small size of the packets enables efficient statistical multiplexing.

In both the above prior art systems, the data packets are of a fixed maximum length. Division of a long data block into separate packets is performed at a higher level, by software.”

Banes '029 at 1:1-26.

“In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet.”

Banes '029 at 2:9-13.




Fig. 1

Banes '029 at Fig. 1.

Exhibit A-1





Fig. 4

Banes '029 at Fig. 4.

Fig. 5



Banes '029 at Fig. 5.

Exhibit A-1

		To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
1(a)	receiving a first packet;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> “The inventor has appreciated that, whilst an ATM network can provide 2 an efficient and effective network for transmitting both voice and data, efficiency can be impaired when large amounts of data are transmitted. On the other hand, a network such as an ethernet may cause unacceptable delays between packets and cannot readily be used for voice traffic. Accordingly, it is an aim of the present invention to provide a network which can efficiently transfer both voice and computer data or which can transfer large blocks of data efficiently without unduly delaying transit of smaller or more important data packets. In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data.” Banes '029 at 1:28-2:16. “In a related apparatus aspect, the invention provides apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet. In a second method aspect, the invention provides a method of communicating data over a network comprising selecting one of at least two predetermined packet sizes based on the data type and transmitting a packet of the selected size over the network.

Exhibit A-1

	In this way, rather than using fixed length packets, a packet size is "intelligently" selected to be appropriate to the data being transmitted. For example, voice data may be transmitted in a relatively short packet, preferably of approximately 64 bytes or less, and other data may be transmitted in a relatively long packet, preferably of at least about 256 bytes, one kilobyte, or more. Of course, such a method may require a more complex routing system and physical arrangement, which must deal with data packets of different sizes. Surprisingly, however, an improvement in network performance may be gained by dividing data in this way prior to transmission.” Banes ‘029 at 3:3-20. “In a third aspect, the invention provides a transmitter for connection to a communication network comprising means for selecting a data packet length from a plurality of predetermined packet lengths; means for providing a header for the data packet, the header including at least one flag bit indicating the length or format of the data packet; and means for transmitting the data packet over the communication medium. In a fourth aspect, the invention provides a receiver for receiving data from a communication network, the receiver including means for reading a flag bit contained in the header of a data packet transmitted on the communication medium; means for determining the size or format of data packet to receive based on the information; and means for receiving a data packet of said size or format.” Banes ‘029 at 4:23-5:6. “Fig. 1 is a schematic diagram of data packets according to the second aspect of the invention; Fig. 2 is a schematic diagram of a computer network embodying the invention; Fig. 3 is a simplified schematic diagram of a switch for use in a network of Fig. 2; Fig. 4 is a schematic diagram of transmission of data packets according to the first aspect of the invention; and Fig. 5 is a schematic diagram of apparatus for implementing the transmission of Fig. 4. An embodiment of the invention based on an ATM network will be described. Whilst this embodiment is based closely on ATM protocol, for ease of implementation by modification of existing ATM network components it is to be understood that the principles are applicable to other data formats.
--	---

Exhibit A-1


	Referring to Fig. 1 a data packet according to the invention comprises a header 10 and a data portion 20. The header comprises routing information 12 and a length or type field 14, which in this embodiment comprises a single bit signifying "long" or "short". The header may also contain information such as priority information.” Banes ‘029 at 5:9-27. “A network as shown in Fig. 2 includes a "short" packet assembler/disassembler 40 for interfacing a voice communication device such as a telephone 42 to the network. The short PAD 40 may receive signals in either analog or digital form from the telephone 42 and produces ATM-type packets with an additional initial flag bit signifying that the packet is a short packet. A single PAD 40 may be coupled to a plurality of voice input devices; in such a case, the PAD 40 is arranged to perform final routing of received packets to the appropriate voice terminal. In a similar manner, a long PAD 50 is arranged to receive data from the data input terminals such as a computer 52. This produces packets similar to conventional ATM packets, but having a considerably longer data field, and an initial flag bit indicating that the packet is long. Optionally, the packet may contain a cyclic redundancy check (CRC) or other error-correcting or error detecting information, either in the header, or appended to the data. Referring back to Figure 1, it will be noted that the header for the short packets and for the long packets is not necessarily of the same length, nor is it necessarily in the same format. The above described PADs 40, 50 are dedicated to either short or long packets. This may offer some advantages in terms of simplicity of hardware required. In this embodiment, a network also includes a combined PAD 60, which incorporates a data type identifier, with a connection 62 for receiving combined data from a further telephone 42, a further computer 52, and a facsimile machine 64. The PAD 60 identifies the data, and in the case of voice data, assembles the data into short packets, but assembles data from the facsimile machine or computer 52 into long packets. The three PADs 40, 50, 60 are connected to a multiplexer 70, which combines all packets, both short and long, for transmission along a common transmission medium 72, for example optical
--	---

Exhibit A-1

fibre, for example using a SONET protocol. It will be appreciated that the multiplexer also serves as a demultiplexer, and performs routing of received data packets to the appropriate PAD. In this embodiment, transmission along the common transmission medium 72 is via separate physical optical fibres or received in transmitted data, as is conventional with ATM network.”
Banes '029 at 6:22-7:26.

Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a 1Gbit/s ethernet 138.”
Banes '029 at 12:1-7.

Fig. 5



Banes '029 at Fig. 5.

Exhibit A-1

		To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
1(b)	transmitting a portion of the received first packet;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> "The inventor has appreciated that, whilst an ATM network can provide 2 an efficient and effective network for transmitting both voice and data, efficiency can be impaired when large amounts of data are transmitted. On the other hand, a network such as an ethernet may cause unacceptable delays between packets and cannot readily be used for voice traffic. Accordingly, it is an aim of the present invention to provide a network which can efficiently transfer both voice and computer data or which can transfer large blocks of data efficiently without unduly delaying transit of smaller or more important data packets. In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data." Banes '029 at 1:28-2:16. "In a related apparatus aspect, the invention provides apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet.

Exhibit A-1

	In a second method aspect, the invention provides a method of communicating data over a network comprising selecting one of at least two predetermined packet sizes based on the data type and transmitting a packet of the selected size over the network. In this way, rather than using fixed length packets, a packet size is "intelligently" selected to be appropriate to the data being transmitted. For example, voice data may be transmitted in a relatively short packet, preferably of approximately 64 bytes or less, and other data may be transmitted in a relatively long packet, preferably of at least about 256 bytes, one kilobyte, or more. Of course, such a method may require a more complex routing system and physical arrangement, which must deal with data packets of different sizes. Surprisingly, however, an improvement in network performance may be gained by dividing data in this way prior to transmission.” Banes ‘029 at 3:3-20. “In a third aspect, the invention provides a transmitter for connection to a communication network comprising means for selecting a data packet length from a plurality of predetermined packet lengths; means for providing a header for the data packet, the header including at least one flag bit indicating the length or format of the data packet; and means for transmitting the data packet over the communication medium. In a fourth aspect, the invention provides a receiver for receiving data from a communication network, the receiver including means for reading a flag bit contained in the header of a data packet transmitted on the communication medium; means for determining the size or format of data packet to receive based on the information; and means for receiving a data packet of said size or format.” Banes ‘029 at 4:23-5:6. “Fig. 1 is a schematic diagram of data packets according to the second aspect of the invention; Fig. 2 is a schematic diagram of a computer network embodying the invention; Fig. 3 is a simplified schematic diagram of a switch for use in a network of Fig. 2; Fig. 4 is a schematic diagram of transmission of data packets according to the first aspect of the invention; and Fig. 5 is a schematic diagram of apparatus for implementing the transmission of Fig. 4.
--	---

Exhibit A-1

	An embodiment of the invention based on an ATM network will be described. Whilst this embodiment is based closely on ATM protocol, for ease of implementation by modification of existing ATM network components it is to be understood that the principles are applicable to other data formats. Referring to Fig. 1 a data packet according to the invention comprises a header 10 and a data portion 20. The header comprises routing information 12 and a length or type field 14, which in this embodiment comprises a single bit signifying "long" or "short". The header may also contain information such as priority information.” Banes ‘029 at 5:9-27. “A network as shown in Fig. 2 includes a "short" packet assembler/disassembler 40 for interfacing a voice communication device such as a telephone 42 to the network. The short PAD 40 may receive signals in either analog or digital form from the telephone 42 and produces ATM-type packets with an additional initial flag bit signifying that the packet is a short packet. A single PAD 40 may be coupled to a plurality of voice input devices; in such a case, the PAD 40 is arranged to perform final routing of received packets to the appropriate voice terminal. In a similar manner, a long PAD 50 is arranged to receive data from the data input terminals such as a computer 52. This produces packets similar to conventional ATM packets, but having a considerably longer data field, and an initial flag bit indicating that the packet is long. Optionally, the packet may contain a cyclic redundancy check (CRC) or other error-correcting or error detecting information, either in the header, or appended to the data. Referring back to Figure 1, it will be noted that the header for the short packets and for the long packets is not necessarily of the same length, nor is it necessarily in the same format. The above described PADs 40, 50 are dedicated to either short or long packets. This may offer some advantages in terms of simplicity of hardware required. In this embodiment, a network also includes a combined PAD 60, which incorporates a data type identifier, with a connection 62 for receiving combined data from a further telephone 42, a further computer 52, and a facsimile machine 64. The PAD 60 identifies the data, and in the case of voice
--	--

Exhibit A-1

data, assembles the data into short packets, but assembles data from the facsimile machine or computer 52 into long packets.

The three PADs 40, 50, 60 are connected to a multiplexer 70, which combines all packets, both short and long, for transmission along a common transmission medium 72, for example optical fibre, for example using a SONET protocol. It will be appreciated that the multiplexer also serves as a demultiplexer, and performs routing of received data packets to the appropriate PAD. In this embodiment, transmission along the common transmission medium 72 is via separate physical optical fibres or received in transmitted data, as is conventional with ATM network.”

Banes '029 at 6:22-7:26.

“A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code 110 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code 111, followed by the remainder 102b of the data of the first packet.”

Banes '029 at 11:20-30.




Fig. 4

Exhibit A-1

		Banes '029 at Fig. 4. To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
1(c)	receiving a second packet;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> "The inventor has appreciated that, whilst an ATM network can provide 2 an efficient and effective network for transmitting both voice and data, efficiency can be impaired when large amounts of data are transmitted. On the other hand, a network such as an ethernet may cause unacceptable delays between packets and cannot readily be used for voice traffic. Accordingly, it is an aim of the present invention to provide a network which can efficiently transfer both voice and computer data or which can transfer large blocks of data efficiently without unduly delaying transit of smaller or more important data packets. In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data." Banes '029 at 1:28-2:16. "In a related apparatus aspect, the invention provides apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet.

Exhibit A-1

	In a second method aspect, the invention provides a method of communicating data over a network comprising selecting one of at least two predetermined packet sizes based on the data type and transmitting a packet of the selected size over the network. In this way, rather than using fixed length packets, a packet size is "intelligently" selected to be appropriate to the data being transmitted. For example, voice data may be transmitted in a relatively short packet, preferably of approximately 64 bytes or less, and other data may be transmitted in a relatively long packet, preferably of at least about 256 bytes, one kilobyte, or more. Of course, such a method may require a more complex routing system and physical arrangement, which must deal with data packets of different sizes. Surprisingly, however, an improvement in network performance may be gained by dividing data in this way prior to transmission.” Banes ‘029 at 3:3-20. “In a third aspect, the invention provides a transmitter for connection to a communication network comprising means for selecting a data packet length from a plurality of predetermined packet lengths; means for providing a header for the data packet, the header including at least one flag bit indicating the length or format of the data packet; and means for transmitting the data packet over the communication medium. In a fourth aspect, the invention provides a receiver for receiving data from a communication network, the receiver including means for reading a flag bit contained in the header of a data packet transmitted on the communication medium; means for determining the size or format of data packet to receive based on the information; and means for receiving a data packet of said size or format.” Banes ‘029 at 4:23-5:6. “Fig. 1 is a schematic diagram of data packets according to the second aspect of the invention; Fig. 2 is a schematic diagram of a computer network embodying the invention; Fig. 3 is a simplified schematic diagram of a switch for use in a network of Fig. 2; Fig. 4 is a schematic diagram of transmission of data packets according to the first aspect of the invention; and Fig. 5 is a schematic diagram of apparatus for implementing the transmission of Fig. 4.
--	---

Exhibit A-1

	An embodiment of the invention based on an ATM network will be described. Whilst this embodiment is based closely on ATM protocol, for ease of implementation by modification of existing ATM network components it is to be understood that the principles are applicable to other data formats. Referring to Fig. 1 a data packet according to the invention comprises a header 10 and a data portion 20. The header comprises routing information 12 and a length or type field 14, which in this embodiment comprises a single bit signifying "long" or "short". The header may also contain information such as priority information.” Banes ‘029 at 5:9-27. “A network as shown in Fig. 2 includes a "short" packet assembler/disassembler 40 for interfacing a voice communication device such as a telephone 42 to the network. The short PAD 40 may receive signals in either analog or digital form from the telephone 42 and produces ATM-type packets with an additional initial flag bit signifying that the packet is a short packet. A single PAD 40 may be coupled to a plurality of voice input devices; in such a case, the PAD 40 is arranged to perform final routing of received packets to the appropriate voice terminal. In a similar manner, a long PAD 50 is arranged to receive data from the data input terminals such as a computer 52. This produces packets similar to conventional ATM packets, but having a considerably longer data field, and an initial flag bit indicating that the packet is long. Optionally, the packet may contain a cyclic redundancy check (CRC) or other error-correcting or error detecting information, either in the header, or appended to the data. Referring back to Figure 1, it will be noted that the header for the short packets and for the long packets is not necessarily of the same length, nor is it necessarily in the same format. The above described PADs 40, 50 are dedicated to either short or long packets. This may offer some advantages in terms of simplicity of hardware required. In this embodiment, a network also includes a combined PAD 60, which incorporates a data type identifier, with a connection 62 for receiving combined data from a further telephone 42, a further computer 52, and a facsimile machine 64. The PAD 60 identifies the data, and in the case of voice
--	--

Exhibit A-1

	data, assembles the data into short packets, but assembles data from the facsimile machine or computer 52 into long packets. The three PADs 40, 50, 60 are connected to a multiplexer 70, which combines all packets, both short and long, for transmission along a common transmission medium 72, for example optical fibre, for example using a SONET protocol. It will be appreciated that the multiplexer also serves as a demultiplexer, and performs routing of received data packets to the appropriate PAD. In this embodiment, transmission along the common transmission medium 72 is via separate physical optical fibres or received in transmitted data, as is conventional with ATM network.” Banes ‘029 at 6:22-7:26. “A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code 110 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code 111, followed by the remainder 102b of the data of the first packet.” Banes ‘029 at 11:20-30. “A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a 1Gbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined “spare” code from the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet.” Banes ‘029 at 12:2-13.
--	---

Exhibit A-1


		“A method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet.” Banes ‘029 at 13:2-5, cl. 1. <i>Fig. 5</i>  Banes ‘029 at Fig. 5. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
1(d)	upon receiving the second packet, stopping the transmitting of the	Banes ‘029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i>

Exhibit A-1

	first packet so that not all of the first packet has been transmitted;	“In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data. Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption. Interruptions may be nested and a variety of priority levels may be provided. Preferably, however, only two priority levels are provided, as this reduces the risk of multiple interruptions and possible corruption of a long data packet. A count may be kept of the number of interruptions of a lower priority packet, and further interruptions may be denied after a maximum count is reached, or the priority threshold required for interruption may be increased.” Banes ‘029 at 2:9-27. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet.
--	---	--

Exhibit A-1

Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a IGbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet.

Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet."

Banes '029 at 11:18-12:18.




Fig. 4

Banes '029 at Fig. 4.

Exhibit A-1

		To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
1(e)	transmitting a preempt indicator;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> “In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data. Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption. Interruptions may be nested and a variety of priority levels may be provided. Preferably, however, only two priority levels are provided, as this reduces the risk of multiple interruptions and possible corruption of a long data packet. A count may be kept of the number of interruptions of a lower priority packet, and further interruptions may be denied after a maximum count is reached, or the priority threshold required for interruption may be increased.” Banes '029 at 2:9-27. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101

Exhibit A-1

	and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet. Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a IGbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from-the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet. Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet.” Banes ‘029 at 11:18-12:18.
--	---

Exhibit A-1




Fig. 4

Banes '029 at Fig. 4.

To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.

1(f)

transmitting the second packet; and

Banes '029 discloses and/or renders obvious this limitation. *See, e.g.:*

"In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet.

In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data.

Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption.

Exhibit A-1

	Interruptions may be nested and a variety of priority levels may be provided. Preferably, however, only two priority levels are provided, as this reduces the risk of multiple interruptions and possible corruption of a long data packet. A count may be kept of the number of interruptions of a lower priority packet, and further interruptions may be denied after a maximum count is reached, or the priority threshold required for interruption may be increased.” Banes ‘029 at 2:9-27. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet. Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a IGbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from-the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the
--	--

Exhibit A-1


		higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet. Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet.” Banes ‘029 at 11:18-12:18.  <i>Fig. 4</i> Banes ‘029 at Fig. 4. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
1(g)	upon completion of transmitting the second packet, transmitting a continue indicator; and	Banes ‘029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> “In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet.

Exhibit A-1

	In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data. Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption. Interruptions may be nested and a variety of priority levels may be provided. Preferably, however, only two priority levels are provided, as this reduces the risk of multiple interruptions and possible corruption of a long data packet. A count may be kept of the number of interruptions of a lower priority packet, and further interruptions may be denied after a maximum count is reached, or the priority threshold required for interruption may be increased.” Banes ‘029 at 2:9-27. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet. Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the
--	--

Exhibit A-1

normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a 1Gbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet.

Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet."

Banes '029 at 11:18-12:18.




Fig. 4

Banes '029 at Fig. 4.

To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.

Exhibit A-1

1(h)	transmitting the portion of the first packet that has not yet been transmitted;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> “In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data. Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption. Interruptions may be nested and a variety of priority levels may be provided. Preferably, however, only two priority levels are provided, as this reduces the risk of multiple interruptions and possible corruption of a long data packet. A count may be kept of the number of interruptions of a lower priority packet, and further interruptions may be denied after a maximum count is reached, or the priority threshold required for interruption may be increased.” Banes '029 at 2:9-27. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then
------	---	--

Exhibit A-1

sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet.

Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a IGbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet.

Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet."

Banes '029 at 11:18-12:18.




Fig. 4

Banes '029 at Fig. 4.

Exhibit A-1

		To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
1(i)	wherein the packets include in-band symbols and the indicators include one or more out-of-band symbols.	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> "The transmission of a lower priority data packet over a network is interrupted so that a data packet of a higher priority can be transmitted, after which the transmission of the lower priority data packet is resumed. A code is inserted into the lower priority packet signifying interruption. Interruption may be decline if a count of interruptions reaches a maximum count. Data packets have a length or type field in the header signifying long or short packets. The packet size is selected according to voice or data applications. Application is to ATM or Ethernet networks." Banes '029 at Abstract. "Accordingly, it is an aim of the present invention to provide a network which can efficiently transfer both voice and computer data or which can transfer large blocks of data efficiently without unduly delaying transit of smaller or more important data packets. In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data. Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption." Banes '029 at 2:4-20.

Exhibit A-1

	“As well as differing in size, the internal format of the packets may differ. For example, short packets may be similar to ATM cells and long packets may be similar to Ethernet frames.” Banes ‘029 at 3:27-4:1. “In this embodiment, the short data packets are very similar to the packets used in a conventional ATM network; this enables the embodiment to be implemented by modifying existing ATM network components. The flag bit may be anywhere in the packet, preferably in the header, and advantageously as early as possible in the header, to enable routing or identification of the packet to commence without substantial delay of the remainder of the packet. In this embodiment, the flag bit is a single bit appended to the front of the packet, and this enables packets to be directed either to a conventional ATM router or to a modified "long ATM" router arranged to handle ATM-type packets having a data content of 1024 bytes in a similar way to a conventional router.” Banes ‘029 at 6:11-21. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet. Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a IGbit/s ethernet 138. However, if the priority detector
--	--

Exhibit A-1

		determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from-the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet. Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet.” Banes ‘029 at 11:18-12:18. “A method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet.” Banes ‘029 at 13:2-5, cl. 1. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
Claim 8		
8[p]	A method for receiving packets, the method comprising:	To the extent the preamble is limiting, Banes ‘029 discloses this element and/or renders it obvious either alone or in combination with other references and/or the knowledge of one of ordinary skill in the art. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1[pre]. “In a related apparatus aspect, the invention provides apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet.”

Exhibit A-1

		Banes '029 at 3:3-7. “To send this packet without having to wait until the first packet has finished, an interrupt code 110 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code 111, followed by the remainder 102b of the data of the first packet.” Banes '029 at 11:25-30. “Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a 1Gbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet.” Banes '029 at 12:1-17. To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
8(a)	receiving a first portion of symbols of a first packet;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.a.

Exhibit A-1

	“Data packets have a length or type field in the header signifying long or short packets. The packet size is selected according to voice or data applications. Application is to ATM or Ethernet networks.” Banes ‘029 at Abstract. “ Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption.” Banes ‘029 at 2:17-20. “To send this packet without having to wait until the first packet has finished, an interrupt code 110 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code 111, followed by the remainder 102b of the data of the first packet.” Banes ‘029 at 11:25-30. “Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a 1Gbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet.” Banes ‘029 at 12:1-17.
--	--

Exhibit A-1

		To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
8(b)	receiving a preempt indicator indicating that a second packet of symbols is to be received;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claim 1.e.</i> "In a related apparatus aspect, the invention provides apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet." Banes '029 at 3:3-7. To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
8(c)	receiving the second packet of symbols;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claim 1.f.</i> "In a related apparatus aspect, the invention provides apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet." Banes '029 at 3:3-7. To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more

Exhibit A-1

		references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
8(d)	receiving a continue indicator indicating that a second portion of symbols of the first packet is to be received; and	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claims 1.g and 1.h.</i> "In a related apparatus aspect, the invention provides apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet." Banes '029 at 3:3-7. To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
8(e)	receiving the second portion of symbols of the first packet;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claims 1.h and 8.a.</i> To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
8(f)	wherein the symbols of the packets include in-band symbols and the indicators include one or	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claim 1.i.</i> To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more

Exhibit A-1

	more out-of-band symbols.	references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
Claim 15		
15[p]	A method for transmitting packets via a communications link, the method comprising:	To the extent the preamble is limiting, Banes '029 discloses this element and/or renders it obvious either alone or in combination with other references and/or the knowledge of one of ordinary skill in the art. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1[pre]. "Data packets have a length or type field in the header signifying long or short packets. The packet size is selected according to voice or data applications. Application is to ATM or Ethernet networks." Banes '029 at Abstract. "As well as differing in size, the internal format of the packets may differ. For example, short packets may be similar to ATM cells and long packets may be similar to Ethernet frames. Both types of packet may be packaged and efficiently transported over a common medium, and readily separated for transmission over dedicated networks." Banes '029 at 3:26-4:3. "Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet." Banes '029 at 11:18-30.

Exhibit A-1

		“In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a 1Gbit is ethernet 138.” Banes ‘029 at 12:5-7. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
15(a)	transmitting a first portion of a first packet;	Banes ‘029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.b. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
15(b)	transmitting a preempt indicator indicating that a second packet is to be transmitted;	Banes ‘029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claims 1.e and 8.b. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
15(c)	transmitting the second packet;	Banes ‘029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.f. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more

Exhibit A-1

		references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(d)	transmitting a continue indicator indicating that a second portion of the first packet is to be transmitted; and	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claims 1.g and 8.d.</i> To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(e)	transmitting the second portion of the first packet	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claim 1.h.</i> To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(f)	wherein the first and second packets and the preempt and continue indicators are transmitted via the same communications link and	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> "Data packets have a length or type field in the header signifying long or short packets. The packet size is selected according to voice or data applications. Application is to ATM or Ethernet networks." Banes '029 at Abstract. "The inventor has appreciated that, whilst an ATM network can provide 2 an efficient and effective network for transmitting both voice and data, efficiency can be impaired when large amounts of data are transmitted. On the other hand, a network such as an ethernet may cause unacceptable delays between packets and cannot readily be used for voice traffic. Accordingly, it is an aim of the present invention to provide a network which can efficiently transfer both voice

Exhibit A-1

	and computer data or which can transfer large blocks of data efficiently without unduly delaying transit of smaller or more important data packets. In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data.” Banes ‘029 at 1:28-2:16. “In a related apparatus aspect, the invention provides apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet. In a second method aspect, the invention provides a method of communicating data over a network comprising selecting one of at least two predetermined packet sizes based on the data type and transmitting a packet of the selected size over the network. In this way, rather than using fixed length packets, a packet size is "intelligently" selected to be appropriate to the data being transmitted. For example, voice data may be transmitted in a relatively short packet, preferably of approximately 64 bytes or less, and other data may be transmitted in a relatively long packet, preferably of at least about 256 bytes, one kilobyte, or more. Of course, such a method may require a more complex routing system and physical arrangement, which must deal with data packets of different sizes. Surprisingly, however, an improvement in network performance may be gained by dividing data in this way prior to transmission.” Banes ‘029 at 3:3-20.
--	--

Exhibit A-1

	“As well as differing in size, the internal format of the packets may differ. For example, short packets may be similar to ATM cells and long packets may be similar to Ethernet frames. Both types of packet may be packaged and efficiently transported over a common medium, and readily separated for transmission over dedicated networks.” Banes ‘029 at 3:26-4:3. “In a third aspect, the invention provides a transmitter for connection to a communication network comprising means for selecting a data packet length from a plurality of predetermined packet lengths; means for providing a header for the data packet, the header including at least one flag bit indicating the length or format of the data packet; and means for transmitting the data packet over the communication medium. In a fourth aspect, the invention provides a receiver for receiving data from a communication network, the receiver including means for reading a flag bit contained in the header of a data packet transmitted on the communication medium; means for determining the size or format of data packet to receive based on the information; and means for receiving a data packet of said size or format.” Banes ‘029 at 4:23-5:6. “Fig. 1 is a schematic diagram of data packets according to the second aspect of the invention; Fig. 2 is a schematic diagram of a computer network embodying the invention; Fig. 3 is a simplified schematic diagram of a switch for use in a network of Fig. 2; Fig. 4 is a schematic diagram of transmission of data packets according to the first aspect of the invention; and Fig. 5 is a schematic diagram of apparatus for implementing the transmission of Fig. 4. An embodiment of the invention based on an ATM network will be described. Whilst this embodiment is based closely on ATM protocol, for ease of implementation by modification of existing ATM network components it is to be understood that the principles are applicable to other data formats. Referring to Fig. 1 a data packet according to the invention comprises a header 10 and a data portion 20. The header comprises routing information 12 and a length or type field 14, which in this
--	--

Exhibit A-1

	embodiment comprises a single bit signifying "long" or "short". The header may also contain information such as priority information.” Banes ‘029 at 5:9-27. “A network as shown in Fig. 2 includes a "short" packet assembler/disassembler 40 for interfacing a voice communication device such as a telephone 42 to the network. The short PAD 40 may receive signals in either analog or digital form from the telephone 42 and produces ATM-type packets with an additional initial flag bit signifying that the packet is a short packet. A single PAD 40 may be coupled to a plurality of voice input devices; in such a case, the PAD 40 is arranged to perform final routing of received packets to the appropriate voice terminal. In a similar manner, a long PAD 50 is arranged to receive data from the data input terminals such as a computer 52. This produces packets similar to conventional ATM packets, but having a considerably longer data field, and an initial flag bit indicating that the packet is long. Optionally, the packet may contain a cyclic redundancy check (CRC) or other error-correcting or error detecting information, either in the header, or appended to the data. Referring back to Figure 1, it will be noted that the header for the short packets and for the long packets is not necessarily of the same length, nor is it necessarily in the same format. The above described PADs 40, 50 are dedicated to either short or long packets. This may offer some advantages in terms of simplicity of hardware required. In this embodiment, a network also includes a combined PAD 60, which incorporates a data type identifier, with a connection 62 for receiving combined data from a further telephone 42, a further computer 52, and a facsimile machine 64. The PAD 60 identifies the data, and in the case of voice data, assembles the data into short packets, but assembles data from the facsimile machine or computer 52 into long packets. The three PADs 40, 50, 60 are connected to a multiplexer 70, which combines all packets, both short and long, for transmission along a common transmission medium 72, for example optical fibre, for example using a SONET protocol. It will be appreciated that the multiplexer also serves as a demultiplexer, and performs routing of received data packets to the appropriate PAD. In this
--	---

Exhibit A-1

embodiment, transmission along the common transmission medium 72 is via separate physical optical fibres or received in transmitted data, as is conventional with ATM network.”
Banes ‘029 at 6:22-7:26.

“Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet.”

Banes ‘029 at 11:18-30.




Fig. 4

Banes ‘029 at Fig. 4.

To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more

Exhibit A-1

		references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(f.1)	wherein further the packets include in-band symbols and the indicators include one or more out-of-band symbols.	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claim 1.i.</i> To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
Claim 21		
21[p]	A communications device for transmitting packets via a communications link, comprising:	To the extent the preamble is limiting, Banes '029 discloses this element and/or renders it obvious either alone or in combination with other references and/or the knowledge of one of ordinary skill in the art. <i>See, e.g.:</i> “In a related apparatus aspect, the invention provides apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet.” Banes '029 at 3:3-7. “As well as differing in size, the internal format of the packets may differ. For example, short packets may be similar to ATM cells and long packets may be similar to Ethernet frames. Both types of packet may be packaged and efficiently transported over a common medium, and readily separated for transmission over dedicated networks.” Banes '029 at 3:26-4:3. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a

Exhibit A-1

header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet.”

Banes '029 at 11:18-30.

“In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a 1Gbit is ethernet 138.”

Banes '029 at 12:5-7.




Fig. 4

Banes '029 at Fig. 4.

Exhibit A-1


		<i>Fig. 5</i>  Banes '029 at Fig. 5. <i>See also</i> exemplary disclosures and corresponding discussion for Claim 1[pre]. To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
21(a)	a transmission component that transmits a first packet; and	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> "In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet.

Exhibit A-1

	In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data. Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption. Interruptions may be nested and a variety of priority levels may be provided. Preferably, however, only two priority levels are provided, as this reduces the risk of multiple interruptions and possible corruption of a long data packet. A count may be kept of the number of interruptions of a lower priority packet, and further interruptions may be denied after a maximum count is reached, or the priority threshold required for interruption may be increased.” Banes ‘029 at 2:9-27. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet. Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required,
--	---

Exhibit A-1

	by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a 1Gbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet. Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet.” Banes ‘029 at 11:18-12:18. “Apparatus for communicating data over a network comprising means for transmitting a first data packet, means for receiving a higher priority data packet, means for interrupting transmitting the first data packet to transmit the higher priority data packet, and means for resuming transmission of the first data packet.” Banes ‘029 at 13:17-21, cl. 7. “A transmitter for connection to a communication network comprising means for selecting a data packet format or length from a plurality of predetermined formats or packet lengths; means for providing a header for the data packet, the header including at least one flag bit indicating the length or format of the data packet; and means for transmitting the data packet over the communication medium.” Banes ‘029 at 14:11-16, cl. 13. <i>See also</i> exemplary disclosures and corresponding discussion for Claim 1.b. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more
--	--

Exhibit A-1

		references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
21(b)	a preemption component that signals the transmission component to stop transmitting the first packet,	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> “In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data. Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption. Interruptions may be nested and a variety of priority levels may be provided. Preferably, however, only two priority levels are provided, as this reduces the risk of multiple interruptions and possible corruption of a long data packet. A count may be kept of the number of interruptions of a lower priority packet, and further interruptions may be denied after a maximum count is reached, or the priority threshold required for interruption may be increased.” Banes '029 at 2:9-27. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion

Exhibit A-1

		122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet. Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a IGbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from-the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet. Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet.” Banes ‘029 at 11:18-12:18. <i>See also</i> exemplary disclosures and corresponding discussion for Claim 1.d. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
21(b.1)	transmits a preempt indicator indicating that a	Banes ‘029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i>

Exhibit A-1

	second packet is to be transmitted,	“In a first method aspect, the invention provides a method of communicating data over a network comprising transmitting a first data packet, receiving a higher priority data packet, interrupting transmitting the first data packet to transmit the higher priority data packet, and resuming transmission of the first data packet. In this way, large blocks of data can be efficiently transmitted, without incurring the overhead associated with splitting them into several smaller packets, but without creating a bottleneck and holding up more urgent data. Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption. Interruptions may be nested and a variety of priority levels may be provided. Preferably, however, only two priority levels are provided, as this reduces the risk of multiple interruptions and possible corruption of a long data packet. A count may be kept of the number of interruptions of a lower priority packet, and further interruptions may be denied after a maximum count is reached, or the priority threshold required for interruption may be increased.” Banes ‘029 at 2:9-27. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet.
--	--	--

Exhibit A-1

		Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a 1Gbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet. Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet.” Banes ‘029 at 11:18-12:18. <i>See also</i> exemplary disclosures and corresponding discussion for Claim 1.d. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
21(b.2)	transmits the second packet, and	Banes ‘029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.f. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more

Exhibit A-1

		references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
21(b.3)	signals the transmission component to continue transmitting the first packet;	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claims 1.g and 1.h. To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
21(c)	wherein packets include in-band symbols and the indicators include one or more out-of-band symbols.	Banes '029 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.i. To the extent that Plaintiff contends that Banes '029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
Claim 22		
22	The communications device of claim 21 wherein the indicators are primitives.	Banes '029 discloses, expressly or inherently, the communications device of claim 21 under any proposed construction, and further discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for claim 21. "Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion

Exhibit A-1

		122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet. Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a IGbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from-the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet. Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet.” Banes ‘029 at 11:18-12:18. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
Claim 23		
23	The communications device of claim 21 wherein the in-band	Banes ‘029 discloses, expressly or inherently, the communications device of claim 21 under any proposed construction, and further discloses and/or renders obvious this limitation. <i>See, e.g.:</i>

Exhibit A-1

	symbols are transition optimized and the out-of-band symbols are not transition optimized.	See exemplary disclosures and corresponding discussion for claim 21. “The transmission of a lower priority data packet over a network is interrupted so that a data packet of a higher priority can be transmitted, after which the transmission of the lower priority data packet is resumed. A code is inserted into the lower priority packet signifying interruption. Interruption may be decline if a count of interruptions reaches a maximum count. Data packets have a length or type field in the header signifying long or short packets. The packet size is selected according to voice or data applications. Application is to ATM or Ethernet networks.” Banes ‘029 at Abstract. “Preferably interrupting transmission comprises sending a special code to signify interruption. For example, in the case of high speed Ethernet, 10 bit coding is used to carry 8 bit data, and an unused code can be used to flag an interruption.” Banes ‘029 at 2:17-20. “It has been previously mentioned that the long and short packets need not necessarily be of similar format. In an alternative implementation, the long data packets may be of similar format to Ethernet data packets, and the packets output by the packet splitter 82 may be of standard Ethernet packet format.” Banes ‘029 at 9:20-24. “Referring now to Fig. 4, a second embodiment will now be described; this schematic diagram illustrates the order of data transmission when a high priority packet interrupts a lower priority packet. A first, lengthy, data packet is transmitted as a header 100 including a priority flag 101 and an initial data portion 102a. During transmission of the initial data portion 102a, a higher priority packet is received for sending along the same path. The higher priority packet comprises a header portion 120 including a priority flag 121, in this case set to high priority, and a data portion 122. To send this packet without having to wait until the first packet has finished, an interrupt code I 10 is inserted in the data portion 102a, which signals to an appropriately configured receiver that sending of the first packet has been interrupted. The higher priority packet is then sent, followed by a resumption code I 11, followed by the remainder 102b of the data of the first packet.
--	---	---

Exhibit A-1

	Referring to Fig. 5, apparatus for performing the interruption described above will now be described. A network interface 130 is arranged to receive data packets for onward transmission. Received packets pass by priority detector 132 which determines whether interruption is required, by reference to the priority of the packet in transit stored in current priority store 133. In the normal course of events, packets are passed to transmitter 134 in the order received for transmission over a network, here a IGbit/s ethernet 138. However, if the priority detector determines that interruption is required, a signal is sent to interrupt device 136 which inserts an interrupt code, here chosen to be a pre-determined "spare" code from-the 10bit coding scheme used for the Ethernet, buffers the remainder of the packet in transit as necessary, and instructs the transmitter to commence output of the higher priority packet. After the higher priority packet has been sent, a resume code is sent (this may not always be necessary, as the header 120 of the higher priority packet will contain the packet length, but this may simplify reassembly of the fragmented packets and increase fault tolerance), followed by the remainder of the first packet. Signaling of interruption is preferably implemented at the physical layer, for example by using an otherwise unused 10 bit code in the case of Ethernet.” Banes ‘029 at 11:18-12:18. To the extent that Plaintiff contends that Banes ‘029 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
--	---

Exhibit A-3

Invalidity of the '905 Patent in View of U.S. Patent No. 5,557,608 to Calvignac et. al (Calvignac '608)

This chart provides examples of where the prior art reference discloses, either expressly or inherently, the claim elements of asserted U.S. Patent No. 7,154,905 ("the '905 patent"). The citations herein are exemplary and are not exhaustive; Defendant has cited the most relevant portions of the identified prior art. For each citation, Defendant hereby incorporates by reference the entire cited prior art reference, and reserves the right to rely on uncited portions of each identified prior art reference. To provide context or identify the state of the art at the time of the alleged invention, Defendant reserves the right to rely on: (1) uncited portions of the identified prior art; (2) other prior art not identified herein; (3) references that show the state of the art (irrespective of whether such references themselves qualify as prior art); (4) factual testimony from the inventors or authors of the prior art references, or purveyors of prior art devices; and (5) expert testimony.

Where Defendant cites a figure, the citation includes any text associated with the figure. Where Defendant cites passages relating to a figure, the citation includes the associated figure any other text associated with that figure. Where Defendant cites particular prior art as disclosing a claim element, that citation equally applies to all identical or similar claim elements in this chart. Defendant reserves the right to further assert that a claim element is inherent, the element would have been obvious to a person of ordinary skill in the art, or the element is disclosed in other prior art that may be combined with the cited prior art. To establish the inherency of certain features of the prior art to invalidate the asserted claims, Defendant may rely on cited or uncited portions of the prior art, other documents, factual testimony, and expert testimony.

This invalidity chart is based on information presently available to Defendant, and the information herein is provided as a non-limiting example.

Calvignac '608 was filed on May 22, 1995, and issued on September 17, 1996; therefore, Calvignac '608 is prior art under at least 35 U.S.C. §102(b) and (e).

Exhibit A-3

Claim Limitation		Calvignac '608
Claim 1		
1[p]	A method for transmitting packets, the method comprising:	To the extent the preamble is limiting, Calvignac '608 discloses this element and/or renders it obvious either alone or in combination with other references and/or the knowledge of one of ordinary skill in the art. <i>See, e.g.:</i> “In a packet switched communications system an incoming real-time packet is imbedded after the next block of data of the non-real-time packet being transmitted. This object is accomplished by transmitting each packet along with at least a 1-byte trailer which is used to indicate the packet type, whether the current block of non real time data is preempted or whether the current block of non real time data is resumed.” Calvignac '608 at Abstract. “It is a principal object of the invention to provide a method and an apparatus for embedding high-priority traffic in low-priority traffic for serial transmission through low speed communication links, without a delay incurred by having first to complete transmission of a low-priority traffic. It is another object of the invention to preempt low-priority packet traffic with at least one high priority packet and later resume transmission of the preempted low-priority packet automatically, using an output adapter built with off-the-shelf scanners. It is another object of the invention to allow a mode of operation that is compatible with the HDLC MAC-layer protocol.” Calvignac '608 at 2:25-38. “According to the invention an incoming real-time packet is imbedded after the next block of data of the non-real-time packet being transmitted. This object is accomplished by transmitting each packet along with at least a 1-byte trailer which is used to indicate the packet type, whether the current block of non real time data is preempted or whether the current block of non real time data is resumed.” Calvignac '608 at 2:42-49.

Exhibit A-3




Figure 1

Calvignac '608 at Fig. 1.

Exhibit A-3




Figure 2

Calvignac '608 at Fig. 2.

“FIG. 1 is a block diagram representing the output adapter of a node of a network within which the invention may be practiced.

FIG. 2 represents the principle of the preempt/resume mechanism according to the invention.”

Calvignac '608 at 2:56-60.

“A packet-switching network usually consists of switching nodes and communication links or trunks between these nodes. Each of those nodes is linked to at least one other node through one

Exhibit A-3

or more communication links. The switching nodes are data processing systems including transmit/receive adapters connected to the communication links. At each node, incoming data packets are selectively routed to one or more of the outgoing communication links terminated at another node. Such routing decisions are made in response to information in the header of the data packet.

In a packet switching network, packets are pieces of data, which are prefixed with headers containing control and routing information that identifies the originating and destination users. Each node examines each header and decides where to send the packet to move it closer to its destination.”

Calvignac ‘608 at 3:13-27.

“FIG. 1 represents the output adapter structure, featuring three buffers 10, 11, 12, a scheduler 20, and a scanner 30. Packets received from the switch are stored in one of the buffers, according to their class, and the scheduler implements a policy to forward these packets to the output trunk. The scanner implements the low-level functions of the DLC protocol (frame synchronization, 0 insert/delete, CRC). The scheduler implements the preempt/resume protocol which will be described later.”

Calvignac ‘608 at 3:42-50.





Figure 13

Calvignac ‘608 at Fig. 13.

Exhibit A-3



Calvignac '608 at Fig. 14.

“Let's assume that a non-real-time packet is ready to be transmitted at time t1, and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t1. Now assume that a real-time packet arrives at the output trunk at time t2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt flag. Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.”

Calvignac '608 at 4:50-67.

To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.

1(a)	receiving a first packet;	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i>
------	---------------------------	--

Exhibit A-3

“It is another object of the invention to preempt low-priority packet traffic with at least one high priority packet and later resume transmission of the preempted low-priority packet automatically, using an output adapter built with off-the-shelf scanners.”

Calvignac '608 at 2:31-35.

“A packet-switching network usually consists of switching nodes and communication links or trunks between these nodes. Each of those nodes is linked to at least one other node through one or more communication links. The switching nodes are data processing systems including transmit/receive adapters connected to the communication links. At each node, incoming data packets are selectively routed to one or more of the outgoing communication links terminated at another node. Such routing decisions are made in response to information in the header of the data packet.

In a packet switching network, packets are pieces of data, which are prefixed with headers containing control and routing information that identifies the originating and destination users. Each node examines each header and decides where to send the packet to move it closer to its destination.”

Calvignac '608 at 3:13-27.




Figure 1

Exhibit A-3


Calvignac '608 at Fig. 1.

“FIG. 1 represents the output adapter structure, featuring three buffers 10, 11, 12, a scheduler 20, and a scanner 30. Packets received from the switch are stored in one of the buffers, according to their class, and the scheduler implements a policy to forward these packets to the output trunk. The scanner implements the low-level functions of the DLC protocol (frame synchronization, 0 insert/delete, CRC). The scheduler implements the preempt/resume protocol which will be described later.”

Calvignac '608 at 3:42-50.

“For the sake of convenience, both non-real-time traffic and non reserved traffic will be considered as low priority traffic. Within each class, the packets are served in sequence, that is in the same order they arrived.”

Calvignac '608 at 3:55-59.



Calvignac '608 at Fig. 2.

Exhibit A-3




Figure 5

Calvignac '608 at Fig. 5.




Figure 13

Calvignac '608 at Fig. 13.

Exhibit A-3




Figure 14

Calvignac '608 at Fig. 14.

“In the case of a preemptive resume policy, the buffer with the lower priority class is served only if the buffer with the highest priority class is empty, and the service of the low priority packets is interrupted when a high priority packet arrives before the end of the service. The service of the low-priority packet is resumed after the high-priority packet has been served.”

Calvignac '608 at 4:4-10.

“Let's assume that a non-real-time packet is ready to be transmitted at time t_1 , and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t_1 . Now assume that a real-time packet arrives at the output trunk at time t_2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt flag. Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.”

Calvignac '608 at 4:50-67.

Exhibit A-3

	“If a RT packet arrives after the transmission of a NR or NRT packet has started, the scheduler notices the presence of the RT packet at the next inter-block checking. It then inserts a 1-byte trailer into the current NR or NRT packet which indicates that this packet is going to be preempted by at least one RT packet, triggers the transmission of a X`7E' flag and inserts the RT packet.</p> <p>After the RT packet has been transmitted, the scheduler inserts a 1-byte trailer which indicates that this packet was a RT packet, triggers the transmission of a X`7E' flag, and checks again the RT queue. If the RT queue is empty, the scheduler resumes the transmission of the NRT (or NR) packet. Else, it transmits the next RT packet and then inserts a new 1-byte trailer and a X`7E' flag.” Calvignac '608 at 5:43-55. “FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link 48. The packets may have been generated locally by this system or may have been received from another trunk on this system (e.g. an intermediate node in a packet net work). The communications system places the high-priority packets into a high priority buffer 42 and places the low-priority packets into a low priority buffer 43. If no packets are stored in either high priority buffer 42 or low priority buffer 43, a flag generator 46 is connected to the communication link 48 via a bit multiplexer 47. The flag generator 46 repeatedly generates an idle flag X`7E`, when no packets are stored for transmission.” Calvignac '608 at 8:6-20. “When a low-priority packet arrives in the low priority buffer 43 and a packet is currently being transmitted, the transmitter 40 waits until all earlier packets in the low priority buffer 43 have been transmitted and the high priority buffer 42 is empty. When a low-priority packet is at the head of the low priority buffer 43 and no other packet is being transmitted on the communication link 48, bytes from the low priority buffer 43 are transferred one at a time through a byte multiplexer 44 to a parallel/serial converter 45. The parallel/serial converter 45 serializes the data and monitors the outgoing data for sequences of five consecutive `1` bits. It also inserts a single `0` bit immediately after each set of five `1` bits. The resulting bit stream is routed through the bit multiplexer 47 the communication link 48. When the transmission of the low-priority packet is complete, the bit multiplexer 47 selects the flag generator 46 for transmission of one or more
--	---

Exhibit A-3

	normal flags until the next packet is ready to be transmitted. Note that each time a flag is sent, the parallel/serial converter 45 resets its internal count of the number of consecutive '1' bits.” Calvignac ‘608 at 8:21-40. “If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X`7E`. Bytes from the high priority buffer 42 are then transferred through the byte multiplexer 44 to the parallel/serial converter 45 which performs serialization and zero bit stuffing. The resulting high-priority packet is then transferred to the communication link 48. If, during the transmission of the high-priority packet, another high-priority packet arrives in the high-priority buffer 42, then the flag generator 46 sends a trailer byte and an idle flag when the first high-priority packet is completed and transmitter 40 begins transmission of the next high-priority packets without exiting the preempt mode. When the last of the series of high-priority packets has been sent (there are not more packets waiting in the high priority buffer 42), the flag generator 46 sends again a trailer byte and an idle flag. The remaining bytes from the preempted low-priority packet in the low priority buffer 43 are released to the parallel/serial converter 45 and the communication link 48. If a subsequent high-priority packet arrives at the high-priority buffer 42 prior to the completion of the preempted low-priority packet, the preemption and resume sequence is repeated. When the transmission of the low-priority packet is completed, the flag generator 46 transmits an idle flag.” Calvignac ‘608 at 8:41-9:3. “FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.” Calvignac ‘608 at 9:4-13. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or
--	--

Exhibit A-3


		more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
1(b)	transmitting a portion of the received first packet;	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i>  Figure 2 Calvignac '608 at Fig. 2. FIG. 2 represents the principle of the preempt/resume mechanism according to the invention." Calvignac '608 at 2:58-60.

Exhibit A-3




Figure 5

Calvignac '608 at Fig. 5.

“A preemption with retransmission service policy means that the node will abort the transmission of a low-priority packet upon the arrival of a high priority packet and transmit the high-priority packet. Once all high-priority packets have been transmitted, transmission of the preempted low-priority packet will be restarted from the beginning of the packet.”

Calvignac '608 at 1:50-56.

“Let's assume that a non-real-time packet is ready to be transmitted at time t_1 , and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t_1 . Now assume that a real-time packet arrives at the output trunk at time t_2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt

Exhibit A-3

	flag. Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.” Calvignac ‘608 at 4:50-67. “FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link 48. The packets may have been generated locally by this system or may have been received from another trunk on this system (e.g. an intermediate node in a packet net work). The communications system places the high-priority packets into a high priority buffer 42 and places the low-priority packets into a low priority buffer 43. If no packets are stored in either high priority buffer 42 or low priority buffer 43, a flag generator 46 is connected to the communication link 48 via a bit multiplexer 47. The flag generator 46 repeatedly generates an idle flag X`7E`, when no packets are stored for transmission.” Calvignac ‘608 at 8:6-20. “When a low-priority packet arrives in the low priority buffer 43 and a packet is currently being transmitted, the transmitter 40 waits until all earlier packets in the low priority buffer 43 have been transmitted and the high priority buffer 42 is empty. When a low-priority packet is at the head of the low priority buffer 43 and no other packet is being transmitted on the communication link 48, bytes from the low priority buffer 43 are transferred one at a time through a byte multiplexer 44 to a parallel/serial converter 45. The parallel/serial converter 45 serializes the data and monitors the outgoing data for sequences of five consecutive `1` bits. It also inserts a single `0` bit immediately after each set of five `1` bits. The resulting bit stream is routed through the bit multiplexer 47 the communication link 48. When the transmission of the low-priority packet is complete, the bit multiplexer 47 selects the flag generator 46 for transmission of one or more normal flags until the next packet is ready to be transmitted. Note that each time a flag is sent, the parallel/serial converter 45 resets its internal count of the number of consecutive `1` bits.” Calvignac ‘608 at 8:21-40. “If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is
--	--

Exhibit A-3

	preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X`7E`. Bytes from the high priority buffer 42 are then transferred through the byte multiplexer 44 to the parallel/serial converter 45 which performs serialization and zero bit stuffing. The resulting high-priority packet is then transferred to the communication link 48. If, during the transmission of the high-priority packet, another high-priority packet arrives in the high-priority buffer 42, then the flag generator 46 sends a trailer byte and an idle flag when the first high-priority packet is completed and transmitter 40 begins transmission of the next high-priority packets without exiting the preempt mode. When the last of the series of high-priority packets has been sent (there are not more packets waiting in the high priority buffer 42), the flag generator 46 sends again a trailer byte and an idle flag. The remaining bytes from the preempted low-priority packet in the low priority buffer 43 are released to the parallel/serial converter 45 and the communication link 48. If a subsequent high-priority packet arrives at the high-priority buffer 42 prior to the completion of the preempted low-priority packet, the preemption and resume sequence is repeated. When the transmission of the low-priority packet is completed, the flag generator 46 transmits an idle flag.” Calvignac ‘608 at 8:41-9:3. “FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.” Calvignac ‘608 at 9:4-13. “The receiver 50 indicates the end of the packet to the packet target 56. If the received packet can be preempted (i.e. low-priority, non-real-time packet), then the parallel byte data is instead passed through byte multiplexer 59 to the preemptable packet buffer 54 in order to permit the entire packet to be accumulated before passing it to the packet target 56.” Calvignac ‘608 at 9:24-31. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or
--	--

Exhibit A-3

		more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
1(c)	receiving a second packet;	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> Figure 2 Calvignac '608 at Fig. 2.

Exhibit A-3

“According to the invention an incoming real-time packet is imbedded after the next block of data of the non-real-time packet being transmitted.”

Calvignac '608 at 2:42-44.

FIG. 2 represents the principle of the preempt/resume mechanism according to the invention.”

Calvignac '608 at 2:58-60.




Figure 5

Calvignac '608 at Fig. 5.

“In the case of a preemptive resume policy, the buffer with the lower priority class is served only if the buffer with the highest priority class is empty, and the service of the low priority packets is interrupted when a high priority packet arrives before the end of the service. The service of the low-priority packet is resumed after the high-priority packet has been served.”

Calvignac '608 at 4:4-10.

Exhibit A-3

		“Let's assume that a non-real-time packet is ready to be transmitted at time t1, and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t1. Now assume that a real-time packet arrives at the output trunk at time t2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt flag. Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.” Calvignac '608 at 4:50-67. “FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link 48. The packets may have been generated locally by this system or may have been received from another trunk on this system (e.g. an intermediate node in a packet net work). The communications system places the high-priority packets into a high priority buffer 42 and places the low-priority packets into a low priority buffer 43. If no packets are stored in either high priority buffer 42 or low priority buffer 43, a flag generator 46 is connected to the communication link 48 via a bit multiplexer 47. The flag generator 46 repeatedly generates an idle flag X'7E', when no packets are stored for transmission.” Calvignac '608 at 8:6-20. “When a low-priority packet arrives in the low priority buffer 43 and a packet is currently being transmitted, the transmitter 40 waits until all earlier packets in the low priority buffer 43 have been transmitted and the high priority buffer 42 is empty. When a low-priority packet is at the head of the low priority buffer 43 and no other packet is being transmitted on the communication link 48, bytes from the low priority buffer 43 are transferred one at a time through a byte multiplexer 44 to a parallel/serial converter 45. The parallel/serial converter 45 serializes the data and monitors the outgoing data for sequences of five consecutive '1' bits. It also inserts a single '0' bit immediately after each set of five '1' bits. The resulting bit stream is routed through the bit multiplexer 47 the communication link 48. When the transmission of the low-priority packet is
--	--	---

Exhibit A-3

	complete, the bit multiplexer 47 selects the flag generator 46 for transmission of one or more normal flags until the next packet is ready to be transmitted. Note that each time a flag is sent, the parallel/serial converter 45 resets its internal count of the number of consecutive `1` bits.” Calvignac ‘608 at 8:21-40. “If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X`7E`. Bytes from the high priority buffer 42 are then transferred through the byte multiplexer 44 to the parallel/serial converter 45 which performs serialization and zero bit stuffing. The resulting high-priority packet is then transferred to the communication link 48. If, during the transmission of the high-priority packet, another high-priority packet arrives in the high-priority buffer 42, then the flag generator 46 sends a trailer byte and an idle flag when the first high-priority packet is completed and transmitter 40 begins transmission of the next high-priority packets without exiting the preempt mode. When the last of the series of high-priority packets has been sent (there are not more packets waiting in the high priority buffer 42), the flag generator 46 sends again a trailer byte and an idle flag. The remaining bytes from the preempted low-priority packet in the low priority buffer 43 are released to the parallel/serial converter 45 and the communication link 48. If a subsequent high-priority packet arrives at the high-priority buffer 42 prior to the completion of the preempted low-priority packet, the preemption and resume sequence is repeated. When the transmission of the low-priority packet is completed, the flag generator 46 transmits an idle flag.” Calvignac ‘608 at 8:41-9:3. “FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.” Calvignac ‘608 at 9:4-13.
--	--

Exhibit A-3

		To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
1(d)	upon receiving the second packet, stopping the transmitting of the first packet so that not all of the first packet has been transmitted;	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> Figure 2 Calvignac '608 at Fig. 2.

Exhibit A-3

FIG. 2 represents the principle of the preempt/resume mechanism according to the invention.”
Calvignac ‘608 at 2:58-60.




Figure 5

Calvignac ‘608 at Fig. 5.

“In the case of a preemptive resume policy, the buffer with the lower priority class is served only if the buffer with the highest priority class is empty, and the service of the low priority packets is interrupted when a high priority packet arrives before the end of the service. The service of the low-priority packet is resumed after the high-priority packet has been served.”

Calvignac ‘608 at 4:4-10.

“Let's assume that a non-real-time packet is ready to be transmitted at time t_1 , and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t_1 . Now assume that a real-time packet arrives at the output trunk at time t_2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-

Exhibit A-3

		time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt flag. Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.” Calvignac ‘608 at 4:50-67. “FIG. 2 shows the principle of the preempt/resume protocol. Assume that the transmission of a non-real-time packet has started at time $t=t_1$, and that a N_1 byte real-time packet arrives at time $t=t_2$. The real-time queue is checked before sending a new block of the non-real time packet, so in our example the preemption will be activated at time $t_3=t_1+T$. After the real-time packet has been transmitted, the transmission of the non-real-time packet is resumed by blocks of N_0 bytes. The trailer byte actually includes: three state control bits that are used by the preempt/resume protocol; one reserved bit; and four other bits used for protection.” Calvignac ‘608 at 5:56-64. “FIGS. 11 and 12 show the Preempt/Resume Transmit and Preempt/Resume Receive flow diagrams, respectively. In these flow diagrams, a block always references a part of a NRT packet. A NRT block size is determined at the transmission side at the time the currently transmitted NRT packet is preempted.” Calvignac ‘608 at 7:8-13. “FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link 48. The packets may have been generated locally by this system or may have been received from another trunk on this system (e.g. an intermediate node in a packet net work). The communications system places the high-priority packets into a high priority buffer 42 and places the low-priority packets into a low priority buffer 43. If no packets are stored in either high priority buffer 42 or low priority buffer 43, a flag generator 46 is connected to the communication link 48 via a bit multiplexer 47. The flag generator 46 repeatedly generates an idle flag $X^7E^$, when no packets are stored for transmission.”
--	--	---

Exhibit A-3

	Calvignac '608 at 8:6-20. “When a low-priority packet arrives in the low priority buffer 43 and a packet is currently being transmitted, the transmitter 40 waits until all earlier packets in the low priority buffer 43 have been transmitted and the high priority buffer 42 is empty. When a low-priority packet is at the head of the low priority buffer 43 and no other packet is being transmitted on the communication link 48, bytes from the low priority buffer 43 are transferred one at a time through a byte multiplexer 44 to a parallel/serial converter 45. The parallel/serial converter 45 serializes the data and monitors the outgoing data for sequences of five consecutive `1` bits. It also inserts a single `0` bit immediately after each set of five `1` bits. The resulting bit stream is routed through the bit multiplexer 47 the communication link 48. When the transmission of the low-priority packet is complete, the bit multiplexer 47 selects the flag generator 46 for transmission of one or more normal flags until the next packet is ready to be transmitted. Note that each time a flag is sent, the parallel/serial converter 45 resets its internal count of the number of consecutive `1` bits.” Calvignac '608 at 8:21-40. “If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X`7E`. Bytes from the high priority buffer 42 are then transferred through the byte multiplexer 44 to the parallel/serial converter 45 which performs serialization and zero bit stuffing. The resulting high-priority packet is then transferred to the communication link 48. If, during the transmission of the high-priority packet, another high-priority packet arrives in the high-priority buffer 42, then the flag generator 46 sends a trailer byte and an idle flag when the first high-priority packet is completed and transmitter 40 begins transmission of the next high-priority packets without exiting the preempt mode. When the last of the series of high-priority packets has been sent (there are not more packets waiting in the high priority buffer 42), the flag generator 46 sends again a trailer byte and an idle flag. The remaining bytes from the preempted low-priority packet in the low priority buffer 43 are released to the parallel/serial converter 45 and the communication link 48. If a subsequent high-priority packet arrives at the high-priority buffer 42 prior to the completion of the preempted low-priority packet, the preemption and resume sequence is repeated. When the transmission of the low-priority packet is completed, the flag generator 46 transmits an idle flag.”
--	---

Exhibit A-3

		Calvignac '608 at 8:41-9:3. “FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.” Calvignac '608 at 9:4-13. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
1(e)	transmitting a preempt indicator;	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i>

Exhibit A-3




Figure 2

Calvignac '608 at Fig. 2.

FIG. 2 represents the principle of the preempt/resume mechanism according to the invention.”
Calvignac '608 at 2:58-60.

“Both the priority with no preemption and the preemption with retransmission service policies can be implemented using the existing HDLC MAC-layer protocol. For preemption with resume service policy, a modified HDLC MAC-layer protocol is described wherein three types of flags are used to delimit packets for allowing high-priority packets to temporarily preempt low-priority

Exhibit A-3

		packets. The HDLC starting, ending or idle flag is defined as the 8-bit sequence B`01111110`(X`7E`). The start preempt flag is defined as the 9-bit sequence B`011111110`and the end-preempt flag is defined as the 10-bit sequence B`0111111110`. All flags are on byte boundaries with respect to the packet data that they delineate.” Calvignac ‘608 at 2:3-15. “ In the system described in the prior art, the preempt/resume protocol uses a couple of special flags: `011111110`: Starting preempt flag `0111111110`: Ending preempt flag Both flags are byte aligned. Let's assume that a non-real-time packet is ready to be transmitted at time t1, and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t1. Now assume that a real-time packet arrives at the output trunk at time t2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt flag. Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.” Calvignac ‘608 at 4:45-67. “On trunks that support preempt/resume protocol, each packet is transmitted along with at least a 1-byte trailer which is used to indicate whether the packet is preempted. Each preempt/resume transition is marked by the transmission of a X`7E' flag preceded by a 1-byte trailer. NRT (and NR) packets are segmented into short blocks (N0=128 bytes). The scheduler sends each block over the line after it has checked that the RT queue is empty. At T1 speed, the block length corresponds to a 0.7 microsecond transmission delay. If a RT packet arrives after the transmission of a NR or NRT packet has started, the scheduler notices the presence of the RT packet at the next inter-block checking. It then inserts a 1-byte trailer into the current NR or NRT packet which
--	--	---

Exhibit A-3

indicates that this packet is going to be preempted by at least one RT packet, triggers the transmission of a X`7E' flag and inserts the RT packet.”
Calvignac ‘608 at 5:34-49.

“The trailer byte actually includes: three state control bits that are used by the preempt/resume protocol; one reserved bit; and four other bits used for protection.”
Calvignac ‘608 at 5:65-67.

“In the following text and figures: NRT stands for non-real-time and non-reserved types of data packets; TB stands for Trailer Byte; TXXX represents the last three bits of the Trailer Byte with X being 1 or 0 per the previous description. F stands for X`7E' delimiter flag; and Data sequence models are represented according to the model of FIG. 5. All possible sending sequence types generated by the sender are: Single NRT packet not preempted; Single RT packet not inserted; Preempted NRT packet, single preemption with one RT packet insertion; Preempted NRT packet, single preemption with several RT packets insertion; and Preempted NRT packet, multiple preemption.”
Calvignac ‘608 at 6:31-49.

“The sequence of FIG. 8 represents a NRT packet preempted once with one inserted RT packet, where T110 TB means: NRT, preempted, first block of packet, T011 TB means: RT packet, inserted, followed by a NRT block, T101 TB means: NRT, resumed, last block of packet.”
Calvignac ‘608 at 6:55-59.




Figure 8

Calvignac ‘608 at Fig 8.

Exhibit A-3

	“A flag detector 52 continuously monitors the bit stream received from a communication link 51 trailer byte and idle flags. If a sequence of bits other than a flag is detected immediately following an idle flag, it indicates the beginning of a new frame. A serial/parallel converter 53 receives the bit stream, discards any `0` bit if it immediately follows five consecutive `1` bits, and converts the remaining bits into byte-parallel form. If the received packet is a high-priority , packet, the parallel byte data is passed directly through a multiplexer 59 to a multiplexer 55 connected to the packet target 56 until a normal ending flag is detected by the flag detector 52. The receiver 50 indicates the end of the packet to the packet target 56. If the received packet can be preempted (i.e. low-priority, non-real-time packet), then the parallel byte data is instead passed through byte multiplexer 59 to the preemptable packet buffer 54 in order to permit the entire packet to be accumulated before passing it to the packet target 56. If flag detector 52 detects a trailer byte that there is no partial byte in the serial parallel converter 53, then it indicates the beginning of a high-priority preempting packet and therefore the beginning of preempt mode. The bit stream is passed through the serial/parallel converter 53 as before but this time the parallel byte data is passed directly through the multiplexers 59 and 55 to the packet target 56 within the communications system. When the flag detector 52 detects either a normal ending flag or a trailer byte indicating the end of preemption, then the receiver 50 indicates the end of the packet to the packet target 56. If a normal ending flag is detected, then the serial/parallel converter 53 will continue to route the parallel byte data from subsequent packets directly to the multiplexer 55. If a trailer byte indicating the end of preemption is detected, the receiver 50 will end preempt mode. The received bit stream will be routed through the serial parallel converter 53 and multiplexer 59 to the preemptable packet buffer 54 thus resuming reception of the preempted low-priority packet. If the flag detector 52 detects a normal ending flag indicating the end of the low-priority packet, the receiver 50 transfers the entire low-priority packet stored in the preemptable packet buffer 54 through the multiplexer 55 to the packet target 56.” Calvignac ‘608 at 9:13-38. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
--	--

Exhibit A-3


1(f)	transmitting the second packet; and	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i>  Figure 2 Calvignac '608 at Fig. 2. FIG. 2 represents the principle of the preempt/resume mechanism according to the invention.” Calvignac '608 at 2:58-60.
------	-------------------------------------	--

Exhibit A-3




Figure 5

Calvignac '608 at Fig. 5.

“Let's assume that a non-real-time packet is ready to be transmitted at time t_1 , and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t_1 . Now assume that a real-time packet arrives at the output trunk at time t_2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt flag. Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.”

Calvignac '608 at 4:50-67.

Exhibit A-3

		“If a RT packet arrives after the transmission of a NR or NRT packet has started, the scheduler notices the presence of the RT packet at the next inter-block checking. It then inserts a 1-byte trailer into the current NR or NRT packet which indicates that this packet is going to be preempted by at least one RT packet, triggers the transmission of a X`7E' flag and inserts the RT packet. After the RT packet has been transmitted, the scheduler inserts a 1-byte trailer which indicates that this packet was a RT packet, triggers the transmission of a X`7E' flag, and checks again the RT queue. Calvignac ‘608 at 5:43-53. “FIG. 2 shows the principle of the preempt/resume protocol. Assume that the transmission of a non-real-time packet has started at time $t=t_1$, and that a N1 byte real-time packet arrives at time $t=t_2$. The real-time queue is checked before sending a new block of the non-real time packet, so in our example the preemption will be activated at time $t_3=t_1+T$. After the real-time packet has been transmitted, the transmission of the non-real-time packet is resumed by blocks of N0 bytes. The trailer byte actually includes: three state control bits that are used by the preempt/resume protocol; one reserved bit; and four other bits used for protection.” Calvignac ‘608 at 5:56-64. “FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link 48. The packets may have been generated locally by this system or may have been received from another trunk on this system (e.g. an intermediate node in a packet net work). The communications system places the high-priority packets into a high priority buffer 42 and places the low-priority packets into a low priority buffer 43. If no packets are stored in either high priority buffer 42 or low priority buffer 43, a flag generator 46 is connected to the communication link 48 via a bit multiplexer 47. The flag generator 46 repeatedly generates an idle flag X`7E`, when no packets are stored for transmission.” Calvignac ‘608 at 8:6-20. “When a low-priority packet arrives in the low priority buffer 43 and a packet is currently being transmitted, the transmitter 40 waits until all earlier packets in the low priority buffer 43 have
--	--	---

Exhibit A-3

	been transmitted and the high priority buffer 42 is empty. When a low-priority packet is at the head of the low priority buffer 43 and no other packet is being transmitted on the communication link 48, bytes from the low priority buffer 43 are transferred one at a time through a byte multiplexer 44 to a parallel/serial converter 45. The parallel/serial converter 45 serializes the data and monitors the outgoing data for sequences of five consecutive `1` bits. It also inserts a single `0` bit immediately after each set of five `1` bits. The resulting bit stream is routed through the bit multiplexer 47 the communication link 48. When the transmission of the low-priority packet is complete, the bit multiplexer 47 selects the flag generator 46 for transmission of one or more normal flags until the next packet is ready to be transmitted. Note that each time a flag is sent, the parallel/serial converter 45 resets its internal count of the number of consecutive `1` bits.” Calvignac ‘608 at 8:21-40. “If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X`7E`. Bytes from the high priority buffer 42 are then transferred through the byte multiplexer 44 to the parallel/serial converter 45 which performs serialization and zero bit stuffing. The resulting high-priority packet is then transferred to the communication link 48. If, during the transmission of the high-priority packet, another high-priority packet arrives in the high-priority buffer 42, then the flag generator 46 sends a trailer byte and an idle flag when the first high-priority packet is completed and transmitter 40 begins transmission of the next high-priority packets without exiting the preempt mode. When the last of the series of high-priority packets has been sent (there are not more packets waiting in the high priority buffer 42), the flag generator 46 sends again a trailer byte and an idle flag. The remaining bytes from the preempted low-priority packet in the low priority buffer 43 are released to the parallel/serial converter 45 and the communication link 48. If a subsequent high-priority packet arrives at the high-priority buffer 42 prior to the completion of the preempted low-priority packet, the preemption and resume sequence is repeated. When the transmission of the low-priority packet is completed, the flag generator 46 transmits an idle flag.” Calvignac ‘608 at 8:41-9:3. “FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet
--	---

Exhibit A-3

		target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.” Calvignac ‘608 at 9:4-13. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
1(g)	upon completion of transmitting the second packet, transmitting a continue indicator; and	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i>

Exhibit A-3




Figure 2

Calvignac '608 at Fig. 2.

"This object is accomplished by transmitting each packet along with at least a 1-byte trailer which is used to indicate the packet type, whether the current block of non real time data is preempted or whether the current block of non real time data is resumed."

Calvignac '608 at 2:45-49.

"FIG. 2 represents the principle of the preempt/resume mechanism according to the invention."

Calvignac '608 at 2:59-60.

Exhibit A-3




Figure 5

Calvignac '608 at Fig. 5.

“In the system described in the prior art, the preempt/ resume protocol uses a couple of special flags:

`011111110': Starting preempt flag

`011111110': Ending preempt flag

Both flags are byte aligned.

Let's assume that a non-real-time packet is ready to be transmitted at time t1, and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t1. Now assume that a real-time packet arrives at the output trunk at time t2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt flag.

Exhibit A-3

	Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.” Calvignac ‘608 at 4:45-67. “On trunks that support preempt/resume protocol, each packet is transmitted along with at least a 1-byte trailer which is used to indicate whether the packet is preempted. Each preempt/resume transition is marked by the transmission of a X`7E' flag preceded by a 1-byte trailer.” Calvignac ‘608 at 5:34-38.</p> <p>“After the RT packet has been transmitted, the scheduler inserts a 1-byte trailer which indicates that this packet was a RT packet, triggers the transmission of a X`7E' flag, and checks again the RT queue. If the RT queue is empty, the scheduler resumes the transmission of the NRT (or NR) packet. Else, it transmits the next RT packet and then inserts a new 1-byte trailer and a X`7E' flag.” Calvignac ‘608 at 5:50-56. “Both the priority with no preemption and the preemption with retransmission service policies can be implemented using the existing HDLC MAC-layer protocol. For preemption with resume service policy, a modified HDLC MAC-layer protocol is described wherein three types of flags are used to delimit packets for allowing high-priority packets to temporarily preempt low-priority packets. The HDLC starting, ending or idle flag is defined as the 8-bit sequence B`01111110` (X`7E`). The start preempt flag is defined as the 9-bit sequence B`011111110` and the end-preempt flag is defined as the 10-bit sequence B`0111111110`. All flags are on byte boundaries with respect to the packet data that they delineate.” Calvignac ‘608 at 2:3-15. “In the following text and figures: NRT stands for non-real-time and non-reserved types of data packets; TB stands for Trailer Byte; TXXX represents the last three bits of the Trailer Byte with X being 1 or 0 per the previous description. F stands for X`7E' delimiter flag; and Data sequence models are represented according to the model of FIG. 5. All possible sending sequence
--	--

Exhibit A-3

	types generated by the sender are: Single NRT packet not preempted; Single RT packet not inserted; Preempted NRT packet, single preemption with one RT packet insertion; Preempted NRT packet, single preemption with several RT packets insertion; and Preempted NRT packet, multiple preemption.” Calvignac ‘608 at 6:31-49. “The sequence of FIG. 8 represents a NRT packet preempted once with one inserted RT packet, where T110 TB means: NRT, preempted, first block of packet, T011 TB means: RT packet, inserted, followed by a NRT block, T101 TB means: NRT, resumed, last block of packet.” Calvignac ‘608 at 6:55-59. “A flag detector 52 continuously monitors the bit stream received from a communication link 51 trailer byte and idle flags. If a sequence of bits other than a flag is detected immediately following an idle flag, it indicates the beginning of a new frame. A serial/parallel converter 53 receives the bit stream, discards any `0` bit if it immediately follows five consecutive `1` bits, and converts the remaining bits into byte-parallel form. If the received packet is a high-priority , packet, the parallel byte data is passed directly through a multiplexer 59 to a multiplexer 55 connected to the packet target 56 until a normal ending flag is detected by the flag detector 52. The receiver 50 indicates the end of the packet to the packet target 56. If the received packet can be preempted (i.e. low-priority, non-real-time packet), then the parallel byte data is instead passed through byte multiplexer 59 to the preemptable packet buffer 54 in order to permit the entire packet to be accumulated before passing it to the packet target 56. If flag detector 52 detects a trailer byte that there is no partial byte in the serial parallel converter 53, then it indicates the beginning of a high-priority preempting packet and therefore the beginning of preempt mode. The bit stream is passed through the serial/parallel converter 53 as before but this time the parallel byte data is passed directly through the multiplexers 59 and 55 to the packet target 56 within the communications system. When the flag detector 52 detects either a normal ending flag or a trailer byte indicating the end of preemption, then the receiver 50 indicates the end of the packet to the packet target 56. If a normal ending flag is detected, then the serial/parallel converter 53 will continue to route the parallel byte data from subsequent packets directly to the multiplexer 55. If a trailer byte indicating the end of preemption is detected, the receiver 50 will end preempt mode. The received bit stream will be routed through the serial parallel converter 53 and multiplexer 59 to
--	--

Exhibit A-3

		the preemptable packet buffer 54 thus resuming reception of the preempted low-priority packet. If the flag detector 52 detects a normal ending flag indicating the end of the low-priority packet, the receiver 50 transfers the entire low-priority packet stored in the preemptable packet buffer 54 through the multiplexer 55 to the packet target 56.” Calvignac ‘608 at 9:13-38. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
1(h)	transmitting the portion of the first packet that has not yet been transmitted;	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i>

Exhibit A-3




Figure 2

Calvignac '608 at Fig. 2.

FIG. 2 represents the principle of the preempt/resume mechanism according to the invention.”
Calvignac '608 at 2:58-60.

Exhibit A-3




Figure 5

Calvignac '608 at Fig. 5.

“Let's assume that a non-real-time packet is ready to be transmitted at time t1, and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t1. Now assume that a real-time packet arrives at the output trunk at time t2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt flag. Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.”

Calvignac '608 at 4:50-67.

Exhibit A-3

	“After the RT packet has been transmitted, the scheduler inserts a 1-byte trailer which indicates that this packet was a RT packet, triggers the transmission of a X`7E' flag, and checks again the RT queue. If the RT queue is empty, the scheduler resumes the transmission of the NRT (or NR) packet. Else, it transmits the next RT packet and then inserts a new 1-byte trailer and a X`7E' flag.” Calvignac '608 at 5:50-56. “The real-time queue is checked before sending a new block of the non-real time packet, so in our example the preemption will be activated at time $t_3=t_1+T$. After the real-time packet has been transmitted, the transmission of the non-real-time packet is resumed by blocks of N_0 bytes.” Calvignac '608 at 5:59-64. “FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link 48. The packets may have been generated locally by this system or may have been received from another trunk on this system (e.g. an intermediate node in a packet net work). The communications system places the high-priority packets into a high priority buffer 42 and places the low-priority packets into a low priority buffer 43. If no packets are stored in either high priority buffer 42 or low priority buffer 43, a flag generator 46 is connected to the communication link 48 via a bit multiplexer 47. The flag generator 46 repeatedly generates an idle flag X`7E`, when no packets are stored for transmission.” Calvignac '608 at 8:6-20. “When a low-priority packet arrives in the low priority buffer 43 and a packet is currently being transmitted, the transmitter 40 waits until all earlier packets in the low priority buffer 43 have been transmitted and the high priority buffer 42 is empty. When a low-priority packet is at the head of the low priority buffer 43 and no other packet is being transmitted on the communication link 48, bytes from the low priority buffer 43 are transferred one at a time through a byte multiplexer 44 to a parallel/serial converter 45. The parallel/serial converter 45 serializes the data and monitors the outgoing data for sequences of five consecutive `1` bits. It also inserts a single `0` bit immediately after each set of five `1` bits. The resulting bit stream is routed through the bit multiplexer 47 the communication link 48. When the transmission of the low-priority packet is complete, the bit multiplexer 47 selects the flag generator 46 for transmission of one or more
--	--

Exhibit A-3

	normal flags until the next packet is ready to be transmitted. Note that each time a flag is sent, the parallel/serial converter 45 resets its internal count of the number of consecutive '1' bits.” Calvignac '608 at 8:21-40. “If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X`7E`. Bytes from the high priority buffer 42 are then transferred through the byte multiplexer 44 to the parallel/serial converter 45 which performs serialization and zero bit stuffing. The resulting high-priority packet is then transferred to the communication link 48. If, during the transmission of the high-priority packet, another high-priority packet arrives in the high-priority buffer 42, then the flag generator 46 sends a trailer byte and an idle flag when the first high-priority packet is completed and transmitter 40 begins transmission of the next high-priority packets without exiting the preempt mode. When the last of the series of high-priority packets has been sent (there are not more packets waiting in the high priority buffer 42), the flag generator 46 sends again a trailer byte and an idle flag. The remaining bytes from the preempted low-priority packet in the low priority buffer 43 are released to the parallel/serial converter 45 and the communication link 48. If a subsequent high-priority packet arrives at the high-priority buffer 42 prior to the completion of the preempted low-priority packet, the preemption and resume sequence is repeated. When the transmission of the low-priority packet is completed, the flag generator 46 transmits an idle flag.” Calvignac '608 at 8:41-9:3. “FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.” Calvignac '608 at 9:4-13.
--	---

Exhibit A-3

		“A packet handling system as set forth in claim 1 further including: a) packet insertion logic responsive to an output from the priority packet detector for inserting a high-priority packet into the data being transported following a current block of low-priority data or following a current high-priority packet; b) a packet buffer for temporarily storing a low-priority packet block which has been preempted by a high-priority packet; and c) resume logic responsive to a predetermine bit pattern in a trailer in a high-priority packet currently being transported to resume transport of a low-priority packet block temporarily stored in said packet buffer.” Calvignac ‘608 at 10:8-22, cl. 2. “A method as set forth in claim 7 including the additional steps of: a) temporarily storing those blocks of a low-priority packet which have yet to be transported while one or more preempting high-priority packets are being transported; and b) resuming transport of the low-priority data when no further high-priority packets are awaiting transport.” Calvignac ‘608 at 11:4-11, cl. 8. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
1(i)	wherein the packets include in-band symbols and the indicators include one or more out-of-band symbols.	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> “Both the priority with no preemption and the preemption with retransmission service policies can be implemented using the existing HDLC MAC-layer protocol. For preemption with resume service policy, a modified HDLC MAC-layer protocol is described wherein three types of flags are used to delimit packets for allowing high-priority packets to temporarily preempt low-priority packets. The HDLC starting, ending or idle flag is defined as the 8-bit sequence B`01111110`(X`7E`). The start preempt flag is defined as the 9-bit sequence B`011111110`and the end-preempt flag is defined as the 10-bit sequence B`0111111110`. All flags are on byte boundaries with respect to the packet data that they delineate.” Calvignac ‘608 at 2:3-15.

Exhibit A-3

	“It is another object of the invention to allow a mode of operation that is compatible with the HDLC MAC-layer protocol.” Calvignac ‘608 at 2:36-39. “This low speed interface uses the standard HDLC protocol: the X ‘7E ’ flag indicates the starting/ending of a packet.” Calvignac ‘608 at 4:16-17. “The decision of whether to use preempt/resume protocol and HDLC frame format is made during link-initialization. If both nodes agree to support connection oriented LLC, the HDLC frame format is used. In the HDLC frame format, data is sent using Information frames and link state transition exchange is sent using Unnumbered Information frames. In the system described in the prior art, the preempt/resume protocol uses a couple of special flags: `011111110`: Starting preempt flag `011111110`: Ending preempt flag Both flags are byte aligned.” Calvignac ‘608 at 4:38-49. “On trunks that support preempt/resume protocol, each packet is transmitted along with at least a 1-byte trailer which is used to indicate whether the packet is preempted. Each preempt/resume transition is marked by the transmission of a X`7E' flag preceded by a 1-byte trailer.” Calvignac ‘608 at 5:34-38. “If a RT packet arrives after the transmission of a NR or NRT packet has started, the scheduler notices the presence of the RT packet at the next inter-block checking. It then inserts a 1-byte trailer into the current NR or NRT packet which indicates that this packet is going to be preempted by at least one RT packet, triggers the transmission of a X`7E' flag and inserts the RT packet.” Calvignac ‘608 at 5:43-49.
--	---

Exhibit A-3

		“If the RT queue is empty, the scheduler resumes the transmission of the NRT (or NR) packet. Else, it transmits the next RT packet and then inserts a new 1-byte trailer and a X`7E' flag.” Calvignac ‘608 at 5:52-56. “A flag detector 52 continuously monitors the bit stream received from a communication link 51 trailer byte and idle flags. If a sequence of bits other than a flag is detected immediately following an idle flag, it indicates the beginning of a new frame. A serial/parallel converter 53 receives the bit stream, discards any '0' bit if it immediately follows five consecutive ‘1' bits, and converts the remaining bits into byte-parallel form.” Calvignac ‘608 at 9:14-21. “When the flag detector 52 detects either a normal ending flag or a trailer byte indicating the end of preemption, then the receiver 50 indicates the end of the packet to the packet target 56.” Calvignac ‘608 at 9:39-42. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
Claim 8		
8[p]	A method for receiving packets, the method comprising:	To the extent the preamble is limiting, Calvignac ‘608 discloses this element and/or renders it obvious either alone or in combination with other references and/or the knowledge of one of ordinary skill in the art. <i>See, e.g.:</i> “In a packet switched communications system an incoming real-time packet is imbedded after the next block of data of the non-real-time packet being transmitted. This object is accomplished by transmitting each packet along with at least a 1-byte trailer which is used to indicate the packet type, whether the current block of non real time data is preempted or whether the current block of non real time data is resumed.” Calvignac ‘608 at Abstract.

Exhibit A-3

“It is a principal object of the invention to provide a method and an apparatus for embedding high-priority traffic in low-priority traffic for serial transmission through low speed communication links, without a delay incurred by having first to complete transmission of a low-priority traffic.

It is another object of the invention to preempt low-priority packet traffic with at least one high priority packet and later resume transmission of the preempted low-priority packet automatically, using an output adapter built with off-the-shelf scanners.

It is another object of the invention to allow a mode of operation that is compatible with the HDLC MAC-layer protocol.”

Calvignac ‘608 at 2:25-38.

“According to the invention an incoming real-time packet is imbedded after the next block of data of the non-real-time packet being transmitted.

This object is accomplished by transmitting each packet along with at least a 1-byte trailer which is used to indicate the packet type, whether the current block of non real time data is preempted or whether the current block of non real time data is resumed.”

Calvignac ‘608 at 2:42-49.




Figure 1

Calvignac ‘608 at Fig. 1.

Exhibit A-3




Figure 2

Calvignac '608 at Fig. 2.

"FIG. 1 is a block diagram representing the output adapter of a node of a network within which the invention may be practiced.

FIG. 2 represents the principle of the preempt/resume mechanism according to the invention."

Calvignac '608 at 2:56-60.

Exhibit A-3

“A packet-switching network usually consists of switching nodes and communication links or trunks between these nodes. Each of those nodes is linked to at least one other node through one or more communication links. The switching nodes are data processing systems including transmit/receive adapters connected to the communication links. At each node, incoming data packets are selectively routed to one or more of the outgoing communication links terminated at another node. Such routing decisions are made in response to information in the header of the data packet.

In a packet switching network, packets are pieces of data, which are prefixed with headers containing control and routing information that identifies the originating and destination users. Each node examines each header and decides where to send the packet to move it closer to its destination.”

Calvignac ‘608 at 3:13-27.

“FIG. 1 represents the output adapter structure, featuring three buffers 10, 11, 12, a scheduler 20, and a scanner 30. Packets received from the switch are stored in one of the buffers, according to their class, and the scheduler implements a policy to forward these packets to the output trunk. The scanner implements the low-level functions of the DLC protocol (frame synchronization, 0 insert/delete, CRC). The scheduler implements the preempt/resume protocol which will be described later.”

Calvignac ‘608 at 3:42-50.




Figure 13

Calvignac ‘608 at Fig. 13.

Exhibit A-3




Figure 14

Calvignac '608 at Fig. 14.

“The HDLC receiver looks for the X'7E' bit pattern to synchronize the starting/ending of a packet. To assure that this bit pattern does not appear in the packet, zero bit stuffing is used within the packet. The HDLC transmitter inserts an extra 0 bit after each occurrence of five 1's in the data to be transmitted. The HDLC receiver monitors the bit stream for a pattern of five 1's.”

Calvignac '608 at 4:23-29.

“Let's assume that a non-real-time packet is ready to be transmitted at time t1, and that no real-time packet is ready to be transmitted. Then, the transmission of the non-real-time packet can begin at time t1. Now assume that a real-time packet arrives at the output trunk at time t2 before the end of the transmission of the non-real-time packet. The packets are sent from the queue to the trunk adapter on a byte basis, and a real-time packet can be inserted after any byte of a non-real-time packet, provided it is encapsulated between a starting preempt flag (SP) and an ending preempt flag (EP). During the reception of the packet, the receiver looks for the starting preempt flag. Upon detection of this flag, it checks the validity of the detection, and eventually starts receiving the real-time packet that has been imbedded within the non-real-time packet. It also continues looking at the received bits, detects the ending preempt flag, then checks the validity and resumes the reception of the non-real-time packet.”

Calvignac '608 at 4:50-67.

Exhibit A-3

		“FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.” Calvignac ‘608 at 9:4-13. <i>See also</i> exemplary disclosures and corresponding discussion for Claim 1[pre]. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
8(a)	receiving a first portion of symbols of a first packet;	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claims 1.a and 1.b. “It is another object of the invention to allow a mode of operation that is compatible with the HDLC MAC-layer protocol.” Calvignac ‘608 at 2:36-38. “This low speed interface uses the standard HDLC protocol: the X '7E ' flag indicates the starting/ending of a packet.” Calvignac ‘608 at 4:16-17. “The decision of whether to use preempt/resume protocol and HDLC frame format is made during link-initialization. If both nodes agree to support connection oriented LLC, the HDLC frame format is used. In the HDLC frame format, data is sent using Information frames and link state transition exchange is sent using Unnumbered Information frames.” Calvignac ‘608 at 4:38-44.

Exhibit A-3

	“FIGS. 11 and 12 show the Preempt/Resume Transmit and Preempt/Resume Receive flow diagrams, respectively. In these flow diagrams, a block always references a part of a NRT packet. A NRT block size is determined at the transmission side at the time the currently transmitted NRT packet is preempted. A preempted NRT packet is reconstructed at the receive side by concatenating NRT blocks of the same packet, received consecutively, starting with the first block, continuing with the middle block(s) if any, and terminating with the last block.” Calvignac ‘608 at 7:8-28. “This is the default state, entered at initialization time and when receiving no data from the line. IDLE state is left when receiving a first valid preempted NRT data block. PR-RT state.” Calvignac ‘608 at 7:43-46. “FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link to 48.” Calvignac ‘608 at 8:6-10. “FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14. A flag detector 52 continuously monitors the bit stream received from a communication link 51 trailer byte and idle flags. If a sequence of bits other than a flag is detected immediately following an idle flag, it indicates the beginning of a new frame.” Calvignac ‘608 at 9:4-17. “If the received packet can be preempted (i.e. low-priority, non-real-time packet), then the parallel byte data is instead passed through byte multiplexer 59 to the preemptable packet buffer 54 in order to permit the entire packet to be accumulated before passing it to the packet target 56.” Calvignac ‘608 at 9:26-31.
--	--

Exhibit A-3

		“A packet handling system as set forth in either of claims 1 or 2 further including receiver logic for processing data received over a link to another node, said receiver logic including: a) a trailer detector for determining the status of each of the bits in a trailer in data currently being received; b) detection logic responsive for outputs from the trailer detector for identifying data currently being received either as a high-priority packet or a block of low-priority data and, where the data is identified as a block of low-priority data, for identifying whether the block is an initial, an intermediate or a final block of data in a low-priority packet.” Calvignac ‘608 at 10:22-35. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
8(b)	receiving a preempt indicator indicating that a second packet of symbols is to be received;	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claims 1.e and 8.a. A flag detector 52 continuously monitors the bit stream received from a communication link 51 trailer byte and idle flags. If a sequence of bits other than a flag is detected immediately following an idle flag, it indicates the beginning of a new frame.” Calvignac ‘608 at 9:14-15. “If flag detector 52 detects a trailer byte that there is no partial byte in the serial parallel converter 53, then it indicates the beginning of a high-priority preempting packet and therefore the beginning of preempt mode. The bit stream is passed through the serial/parallel converter 53 as before but this time the parallel byte data is passed directly through the multiplexers 59 and 55 to the packet target 56 within the communications system.” Calvignac ‘608 at 9:31-38. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or

Exhibit A-3

		more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
8(c)	receiving the second packet of symbols;	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claims 1.f and 8.a. "If flag detector 52 detects a trailer byte that there is no partial byte in the serial parallel converter 53, then it indicates the beginning of a high-priority preempting packet and therefore the beginning of preempt mode. The bit stream is passed through the serial/parallel converter 53 as before but this time the parallel byte data is passed directly through the multiplexers 59 and 55 to the packet target 56 within the communications system." Calvignac '608 at 9:31-38.

Exhibit A-3




Figure 12B

Calvignac '608 at Fig. 12b.

To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.

8(d)	receiving a continue indicator indicating that a second portion of	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claim 1.g.</i>
------	--	---

Exhibit A-3

	symbols of the first packet is to be received; and	“If a trailer byte indicating the end of preemption is detected, the receiver 50 will end preempt mode. The received bit stream will be routed through the serial parallel converter 53 and multiplexer 59 to the preemptable packet buffer 54 thus resuming reception of the preempted low-priority packet.” Calvignac ‘608 at 9:45-50. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
8(e)	receiving the second portion of symbols of the first packet;	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claims 1.h and 8.a. “If a trailer byte indicating the end of preemption is detected, the receiver 50 will end preempt mode. The received bit stream will be routed through the serial parallel converter 53 and multiplexer 59 to the preemptable packet buffer 54 thus resuming reception of the preempted low-priority packet.” Calvignac ‘608 at 9:45-50.

Exhibit A-3




Figure 12B

Calvignac '608 at Fig. 12b.

To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.

8(f)

wherein the symbols of the packets include in-band symbols and the

Calvignac '608 discloses and/or renders obvious this limitation. *See, e.g.:*

See exemplary disclosures and corresponding discussion for Claim 1.i.

Exhibit A-3

	indicators include one or more out-of-band symbols.	To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
Claim 15		
15[p]	A method for transmitting packets via a communications link, the method comprising:	To the extent the preamble is limiting, Calvignac '608 discloses this element and/or renders it obvious either alone or in combination with other references and/or the knowledge of one of ordinary skill in the art. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1[pre]. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(a)	transmitting a first portion of a first packet;	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.b. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(b)	transmitting a preempt indicator indicating that a second packet is to be transmitted;	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.e. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.

Exhibit A-3

15(c)	transmitting the second packet;	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.f. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(d)	transmitting a continue indicator indicating that a second portion of the first packet is to be transmitted; and	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.g. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(e)	transmitting the second portion of the first packet	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.h. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(f)	wherein the first and second packets and the preempt and continue indicators are transmitted	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> "A packet-switching network usually consists of switching nodes and communication links or trunks between these nodes. Each of those nodes is linked to at least one other node through one or more communication links. The switching nodes are data processing systems including transmit/receive adapters connected to the communication links. At each node, incoming data

Exhibit A-3

via the same communications link and

packets are selectively routed to one or more of the outgoing communication links terminated at another node. Such routing decisions are made in response to information in the header of the data packet. In a packet switching network, packets are pieces of data, which are prefixed with headers containing control and routing information that identifies the originating and destination users. Each node examines each header and decides where to send the packet to move it closer to its destination.”

Calvignac '608 at 3:13-27.




Figure 13

Calvignac '608 at Fig. 13.




Figure 14

Exhibit A-3

		Calvignac '608 at Fig. 14. “FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link 48. The packets may have been generated locally by this system or may have been received from another trunk on this system (e.g. an intermediate node in a packet net work). The communications system places the high-priority packets into a high priority buffer 42 and places the low-priority packets into a low priority buffer 43. If no packets are stored in either high priority buffer 42 or low priority buffer 43, a flag generator 46 is connected to the communication link 48 via a bit multiplexer 47. The flag generator 46 repeatedly generates an idle flag X`7E`, when no packets are stored for transmission.” Calvignac '608 at 8:6-20. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
15(f.1)	wherein further the packets include in-band symbols and the indicators include one or more out-of-band symbols.	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.i. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination with one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
Claim 21		
21[p]	A communications device for transmitting packets via a communications link, comprising:	To the extent the preamble is limiting, Calvignac '608 discloses this element and/or renders it obvious either alone or in combination with other references and/or the knowledge of one of ordinary skill in the art. <i>See, e.g.:</i> “In a packet switched communications system an incoming real-time packet is imbedded after the next block of data of the non-real-time packet being transmitted. This object is accomplished by transmitting each packet along with at least a 1-byte trailer which is used to indicate the packet

Exhibit A-3

type, whether the current block of non real time data is preempted or whether the current block of non real time data is resumed.”

Calvignac ‘608 at Abstract.

“It is a principal object of the invention to provide a method and an apparatus for embedding high-priority traffic in low-priority traffic for serial transmission through low speed communication links, without a delay incurred by having first to complete transmission of a low-priority traffic.

It is another object of the invention to preempt low-priority packet traffic with at least one high priority packet and later resume transmission of the preempted low-priority packet automatically, using an output adapter built with off-the-shelf scanners.

It is another object of the invention to allow a mode of operation that is compatible with the HDLC MAC-layer protocol.”

Calvignac ‘608 at 2:25-38.




Figure 13

Calvignac ‘608 at Fig. 13.

Exhibit A-3




Figure 14

Calvignac '608 at Fig. 14.

“FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link 48. The packets may have been generated locally by this system or may have been received from another trunk on this system (e.g. an intermediate node in a packet net work). The communications system places the high-priority packets into a high priority buffer 42 and places the low-priority packets into a low priority buffer 43. If no packets are stored in either high priority buffer 42 or low priority buffer 43, a flag generator 46 is connected to the communication link 48 via a bit multiplexer 47. The flag generator 46 repeatedly generates an idle flag X`7E`, when no packets are stored for transmission.”

Calvignac '608 at 8:6-20.

“FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.”

Calvignac '608 at 9:4-13.

See also exemplary disclosures and corresponding discussion for Claim 1[pre].

Exhibit A-3


		To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
21(a)	a transmission component that transmits a first packet; and	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i>  Figure 13 Calvignac '608 at Fig. 13.

Exhibit A-3




Figure 14

Calvignac '608 at Fig. 14.

“FIG. 13 shows a block diagram of the transmitter 40 portion of the trunk interface of that communications system. Packets arrive from the communications system's packet source 41 for transmission on communication link 48. The packets may have been generated locally by this system or may have been received from another trunk on this system (e.g. an intermediate node in a packet net work). The communications system places the high-priority packets into a high priority buffer 42 and places the low-priority packets into a low priority buffer 43. If no packets are stored in either high priority buffer 42 or low priority buffer 43, a flag generator 46 is connected to the communication link 48 via a bit multiplexer 47. The flag generator 46 repeatedly generates an idle flag X`7E`, when no packets are stored for transmission.”

Calvignac '608 at 8:6-20.

“When a low-priority packet arrives in the low priority buffer 43 and a packet is currently being transmitted, the transmitter 40 waits until all earlier packets in the low priority buffer 43 have been transmitted and the high priority buffer 42 is empty. When a low-priority packet is at the head of the low priority buffer 43 and no other packet is being transmitted on the communication link 48, bytes from the low priority buffer 43 are transferred one at a time through a byte multiplexer 44 to a parallel/serial converter 45. The parallel/serial converter 45 serializes the data and monitors the outgoing data for sequences of five consecutive '1' bits. It also inserts a single '0' bit immediately after each set of five '1' bits. The resulting bit stream is routed through the bit multiplexer 47 the communication link 48.”

Exhibit A-3

		Calvignac '608 at 8:21-34. “If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X'7E'.” Calvignac '608 at 8:41-48. “FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.” Calvignac '608 at 9:4-13. <i>See also</i> exemplary disclosures and corresponding discussion for Claim 1.b. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
21(b)	a preemption component that signals the transmission component to stop transmitting the first packet,	Calvignac '608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> “If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X'7E'. Bytes from the high priority buffer 42 are then transferred through the byte multiplexer 44 to the parallel/serial converter 45 which performs serialization and zero bit stuffing.”

Exhibit A-3

	Calvignac '608 at 8:41-51. “FIG. 14 shows a block diagram of the receiver 50 portion of the communication link interface of the communications system up to a point at which received whole packets are passed to a packet target 56 within the communications system. The packet target 56 could be the final destination for the received packets or could be a packet switch used to route packets to other trunks for transmission to other nodes in a packet network. Any buffering associated with the packet target 56 is outside the receiver 50 and is not included in FIG. 14.” Calvignac '608 at 9:4-13. “A flag detector 52 continuously monitors the bit stream received from a communication link 51 trailer byte and idle flags. If a sequence of bits other than a flag is detected immediately following an idle flag, it indicates the beginning of a new frame. A serial/parallel converter 53 receives the bit stream, discards any `0` bit if it immediately follows five consecutive `1` bits, and converts the remaining bits into byte-parallel form. If the received packet is a high-priority , packet, the parallel byte data is passed directly through a multiplexer 59 to a multiplexer 55 connected to the packet target 56 until a normal ending flag is detected by the flag detector 52. The receiver 50 indicates the end of the packet to the packet target 56. If the received packet can be preempted (i.e. low-priority, non-real-time packet), then the parallel byte data is instead passed through byte multiplexer 59 to the preemptable packet buffer 54 in order to permit the entire packet to be accumulated before passing it to the packet target 56. If flag detector 52 detects a trailer byte that there is no partial byte in the serial parallel converter 53, then it indicates the beginning of a high-priority preempting packet and therefore the beginning of preempt mode. The bit stream is passed through the serial/parallel converter 53 as before but this time the parallel byte data is passed directly through the multiplexers 59 and 55 to the packet target 56 within the communications system. When the flag detector 52 detects either a normal ending flag or a trailer byte indicating the end of preemption, then the receiver 50 indicates the end of the packet to the packet target 56. If a normal ending flag is detected, then the serial/parallel converter 53 will continue to route the parallel byte data from subsequent packets directly to the multiplexer 55. If a trailer byte indicating the end of preemption is detected, the receiver 50 will end preempt mode. The received bit stream will be routed through the serial parallel converter 53 and multiplexer 59 to
--	--

Exhibit A-3

		the preemptable packet buffer 54 thus resuming reception of the preempted low-priority packet. If the flag detector 52 detects a normal ending flag indicating the end of the low-priority packet, the receiver 50 transfers the entire low-priority packet stored in the preemptable packet buffer 54 through the multiplexer 55 to the packet target 56.” Calvignac ‘608 at 9:13-38. <i>See also</i> exemplary disclosures and corresponding discussion for Claims 1.d and 1.e. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
21(b.1)	transmits a preempt indicator indicating that a second packet is to be transmitted,	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> “If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X'7E'. Bytes from the high priority buffer 42 are then transferred through the byte multiplexer 44 to the parallel/serial converter 45 which performs serialization and zero bit stuffing.” Calvignac ‘608 at 8:41-51. “A flag detector 52 continuously monitors the bit stream received from a communication link 51 trailer byte and idle flags. If a sequence of bits other than a flag is detected immediately following an idle flag, it indicates the beginning of a new frame. A serial/parallel converter 53 receives the bit stream, discards any `0` bit if it immediately follows five consecutive `1` bits, and converts the remaining bits into byte-parallel form. If the received packet is a high-priority , packet, the parallel byte data is passed directly through a multiplexer 59 to a multiplexer 55 connected to the packet target 56 until a normal ending flag is detected by the flag detector 52. The receiver 50 indicates the end of the packet to the packet target 56. If the received packet can be preempted (i.e. low-priority, non-real-time packet), then the parallel byte data is instead passed through byte

Exhibit A-3

		multiplexer 59 to the preemptable packet buffer 54 in order to permit the entire packet to be accumulated before passing it to the packet target 56. If flag detector 52 detects a trailer byte that there is no partial byte in the serial parallel converter 53, then it indicates the beginning of a high-priority preempting packet and therefore the beginning of preempt mode. The bit stream is passed through the serial/parallel converter 53 as before but this time the parallel byte data is passed directly through the multiplexers 59 and 55 to the packet target 56 within the communications system. When the flag detector 52 detects either a normal ending flag or a trailer byte indicating the end of preemption, then the receiver 50 indicates the end of the packet to the packet target 56. If a normal ending flag is detected, then the serial/parallel converter 53 will continue to route the parallel byte data from subsequent packets directly to the multiplexer 55. If a trailer byte indicating the end of preemption is detected, the receiver 50 will end preempt mode. The received bit stream will be routed through the serial parallel converter 53 and multiplexer 59 to the preemptable packet buffer 54 thus resuming reception of the preempted low-priority packet. If the flag detector 52 detects a normal ending flag indicating the end of the low-priority packet, the receiver 50 transfers the entire low-priority packet stored in the preemptable packet buffer 54 through the multiplexer 55 to the packet target 56.” Calvignac ‘608 at 9:13-38. <i>See also</i> exemplary disclosures and corresponding discussion for Claims 1.d and 21.b. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
21(b.2)	transmits the second packet, and	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claims 1.f and 21.b.1.

Exhibit A-3

		“If a low-priority packet is being transmitted from low priority buffer 43 and a high-priority packet arrives in the high priority buffer 42, then the transmission of the low-priority packet is preempted. The remaining bits in the parallel serial converter 45 along with any stuffed zero bits are transmitted guaranteeing a block boundary for the preempted packet. Then the flag generator 46 sends a trailer byte, as described earlier and an idle flag X'7E'. Bytes from the high priority buffer 42 are then transferred through the byte multiplexer 44 to the parallel/serial converter 45 which performs serialization and zero bit stuffing. The resulting high-priority packet is then transferred to the communication link 48.” Calvignac ‘608 at 8:41-53. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
21(b.3)	signals the transmission component to continue transmitting the first packet;	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.g and 1.h. “When the last of the series of high-priority packets has been sent (there are not more packets waiting in the high priority buffer 42), the flag generator 46 sends again a trailer byte and an idle flag. The remaining bytes from the preempted low-priority packet in the low priority buffer 43 are released to the parallel/serial converter 45 and the communication link 48.” Calvignac ‘608 at 8:59-65. To the extent that Plaintiff contends that Calvignac ‘608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant’s Invalidity Contentions.
21(c)	wherein packets include in-band symbols and the indicators include one or	Calvignac ‘608 discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See</i> exemplary disclosures and corresponding discussion for Claim 1.i.

Exhibit A-3

	more out-of-band symbols.	To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
Claim 22		
22	The communications device of claim 21 wherein the indicators are primitives.	Calvignac '608 discloses, expressly or inherently, the communications device of claim 21 under any proposed construction, and further discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claims 21 and 1.i.</i> “ In the system described in the prior art, the preempt/resume protocol uses a couple of special flags: `011111110': Starting preempt flag  `011111110': Ending preempt flag Both flags are byte aligned.” Calvignac '608 at 8:45-49. “On trunks that support preempt/resume protocol, each packet is transmitted along with at least a 1-byte trailer which is used to indicate whether the packet is preempted. Each preempt/resume transition is marked by the transmission of a X`7E' flag preceded by a 1-byte trailer.” Calvignac '608 at 5:34-38.

Exhibit A-3




Figure 2

Calvignac '608 at Fig. 2.

To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.

Claim 23

Exhibit A-3

23	The communications device of claim 21 wherein the in-band symbols are transition optimized and the out-of-band symbols are not transition optimized.	Calvignac '608 discloses, expressly or inherently, the communications device of claim 21 under any proposed construction, and further discloses and/or renders obvious this limitation. <i>See, e.g.:</i> <i>See exemplary disclosures and corresponding discussion for Claim 21.</i> “Both the priority with no preemption and the preemption with retransmission service policies can be implemented using the existing HDLC MAC-layer protocol. For preemption with resume service policy, a modified HDLC MAC-layer protocol is described wherein three types of flags are used to delimit packets for allowing high-priority packets to temporarily preempt low-priority packets. The HDLC starting, ending or idle flag is defined as the 8-bit sequence B`01111110`(X`7E`). The start preempt flag is defined as the 9-bit sequence B`011111110` and the end-preempt flag is defined as the 10-bit sequence B`0111111110`. All flags are on byte boundaries with respect to the packet data that they delineate.” Calvignac '608 at 2:3-15. “In the system described in the prior art, the preempt/resume protocol uses a couple of special flags: `011111110`: Starting preempt flag `0111111110`: Ending preempt flag Both flags are byte aligned.” Calvignac '608 at 4:44-49. To the extent that Plaintiff contends that Calvignac '608 does not explicitly or inherently disclose this element, or render obvious this element, this element is obvious in combination of one or more references and/or with the knowledge of a person of ordinary skill in the art, as set forth in Defendant's Invalidity Contentions.
----	--	---