



- (51) **International Patent Classification:** Not classified
- (21) **International Application Number:**
PCT/US2012/028822
- (22) **International Filing Date:**
12 March 2012 (12.03.2012)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
61/451,510 10 March 2011 (10.03.2011) US
- (71) **Applicant (for all designated States except US):** SIONYX, INC. [US/US]; 100 Cummings Ctr., Suite 243-F, Beverly, Massachusetts 01915-6506 (US).
- (72) **Inventors; and**
- (75) **Inventors/Applicants (for US only):** JIANG, Jutao [CN/US]; 15121 SW Kenton Dr., Tigard, Oregon 97224 (US). MCKEE, Jeffrey [US/US]; 22850 SW Eno Pl., Tualatin, Oregon 97062 (US). HADDAD, Homayoon [US/US]; 16460 SW Sanderling Ct., Beaverton, Oregon 97007 (US). HONG, Chris Sungkwon [—/US]; 13000 Rogers Rd., Lake Oswego, Oregon 97035 (US).
- (74) **Agent:** ALDER, Todd B.; P.O. Box 1219, Sandy, Utah 84091-1219 (US).
- (81) **Designated States (unless otherwise indicated, for every kind of national protection available):** AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) **Designated States (unless otherwise indicated, for every kind of regional protection available):** ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to the identity of the inventor (Rule 4.17(i))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- without international search report and to be republished upon receipt of that report (Rule 48.2(g))

(54) **Title:** THREE DIMENSIONAL SENSORS, SYSTEMS, AND ASSOCIATED METHODS




FIG. 2

(57) **Abstract:** 3D sensors, systems, and associated methods are provided. In one aspect, for example, a monolithic 3D sensor for detecting infrared and visible light can include a semiconductor substrate having a device surface, at least one visible light photodiode formed at the device surface and at least one 3D photodiode formed at the device surface in proximity to the at least one visible light photodiode. The device can further include a quantum efficiency enhanced infrared light region functionally coupled to the at least one 3D photodiode and positioned to interact with electromagnetic radiation. In one aspect, the quantum efficiency enhanced infrared light region is a textured region located at the device surface.

THREE DIMENSIONAL SENSORS, SYSTEMS, AND ASSOCIATED METHODS

PRIORITY DATA

5 This application claims the benefit of U.S. Provisional Patent Application Serial No. 61/451,510, filed on March 10, 2011, which is incorporated herein by reference.

BACKGROUND

10 The interaction of light with semiconductor devices is at the core of many important innovations. Semiconductor photodetecting devices, such as photovoltaics, photodiodes, imagers, are used in various technologies for example, solar cells, digital cameras, optical mice, video cameras, video game consoles, cell phones, and the like. Silicon is the most prevalent semiconductor for electronic devices, and is also very
15 widely used for optoelectronic devices such as optical detectors, image sensors and solar cells. The bandgap of silicon at room temperature is 1.12 eV, and in general semiconductors do not absorb photons that have energies below their bandgap energy. However, there are many applications that require optical detection at lower energy levels than silicon's bandgap. Of particular interest, for example, are the energy
20 levels 0.95 eV (1310 nm) and 0.8 eV (1550 nm). These applications are typically served by other semiconductors with smaller bandgaps, such as germanium, indium gallium arsenide, mercury cadmium telluride and the like.

SUMMARY

25 The present disclosure provides 3D sensors, systems, and associated methods. In one aspect, for example, a monolithic 3D sensor capable of detecting infrared and visible light is provided. Such a device can include a semiconductor substrate having a device surface, at least one visible light photodiode formed at the device surface and at least one 3D photodiode formed at the device surface in proximity to the at least
30 one visible light photodiode. The device can further include a quantum efficiency enhanced infrared light region functionally coupled to the at least one 3D photodiode and positioned to interact with electromagnetic radiation. In one aspect, the quantum efficiency enhanced infrared light region is a textured region located at the device surface. In another aspect, the quantum efficiency enhanced infrared light region has

surface structures formed using a pulsed laser with a pulse duration of from about 1 femtosecond to about 500 picoseconds. In yet another aspect, the surface structures have an average height of from about 5 nm to about 500 μm .

Various photodiode combinations are contemplated, and any such
5 combination of visible light photodiodes and 3D photodiodes is considered to be within the present scope. In one aspect, for example, the at least one visible light photodiode includes at least one red light-sensitive photodiode, at least one blue light-sensitive photodiode, at least one green light-sensitive photodiode, and at least two 3D photodiodes. In another aspect, the 3D photodiode is operable to detect infrared light
10 having a wavelength of greater than about 800 nm. In yet another aspect, the device can further include an infrared narrow bandpass filter optically coupled to the 3D photodiode and positioned to filter electromagnetic radiation impinging on the 3D photodiode. In a further aspect, the device can include an infrared cut filter optically coupled to the at least one visible light diode and positioned to filter infrared
15 electromagnetic radiation impinging on the at least one visible light photodiode.

The design of the 3D photodiode can vary depending on the desired functionality of the sensor. In one aspect, for example, the 3D photodiode further includes circuitry for capturing signals generated by the 3D photodiode in response to detection of a pulse of infrared light from an infrared light source. In another aspect,
20 the 3D photodiode further includes circuitry for calculating time of flight information. In yet another aspect, the device further includes circuitry for synchronizing light capture of the 3D photodiode with an infrared light source. In a further aspect, the device can include readout circuitry functionally coupled to the at least one visible light photodiode and the at least one 3D photodiode operable to function in global
25 shutter mode.

The present disclosure additionally provides systems for detecting infrared and visible light. In one aspect, such a system can include a monolithic 3D sensor for detecting infrared and visible light, where such a monolithic sensor further includes a semiconductor substrate having a device surface, at least one visible light photodiode
30 formed at the device surface, at least one 3D photodiode formed at the device surface in proximity to the at least one visible light photodiode, and a quantum efficiency enhanced infrared light region functionally coupled to the at least one 3D photodiode and positioned to interact with electromagnetic radiation. The system can also include an infrared light source operable to emit infrared light detectable by the 3D

photodiode, and synchronization circuitry between the infrared light source and the 3D photodiode to synchronize detection of infrared light 3D photodiode with a pulse of the infrared light source.

5 **BRIEF DESCRIPTION OF THE DRAWINGS**

For a fuller understanding of the nature and advantage of the present disclosure, reference is made to the following detailed description of embodiments herein in connection with the accompanying drawings, in which:

FIG. 1 illustrates basic principles of time of flight (TOF);

10 FIG. 2 is cross section view of a monolithic sensor in accordance with one aspect of the present disclosure;

FIG. 3 is an illustration of a pixel arrangement scheme in accordance with one aspect of the present disclosure;

15 FIG. 4 is an illustration of a pixel arrangement scheme in accordance with one aspect of the present disclosure;

FIG. 5 is an illustration of a pixel arrangement scheme in accordance with one aspect of the present disclosure;

FIG. 6 is an illustration of a pixel arrangement scheme in accordance with one aspect of the present disclosure;

20 FIG. 7 is a timing schematic of basic TOF CMOS pixel operation principles in accordance with one aspect of the present disclosure;

FIG. 8 is a cross-sectional view of a 3D TOF pixel and a visible (RGB) pixel in accordance with one aspect of the present disclosure;

25 FIG. 9 is a schematic of a 6-transistor global shutter visible (RGB) pixel in accordance with one aspect of the present disclosure;;

FIG. 10 is a timing diagram for a visible 6T global shutter pixel in accordance with one aspect of the present disclosure;

FIG. 11 is a schematic diagram for a 3D TOF global shutter CMOS pixel in accordance with one aspect of the present disclosure;

30 FIG. 12 is a timing diagram for 3D TOF pixel array in accordance with one aspect of the present disclosure;

FIG. 13 is a timing diagram for a 3D TOF pixel array during background signal extraction in accordance with one aspect of the present disclosure;

FIG. 14 is cross section view of a system including monolithic sensor in accordance with one aspect of the present disclosure; and

FIG. 15 is a graphical representation of a standard imager compared to a quantum efficiency enhanced imager in accordance with one aspect of the present disclosure.

DETAILED DESCRIPTION

Before the present disclosure is described herein, it is to be understood that this disclosure is not limited to the particular structures, process steps, or materials disclosed herein, but is extended to equivalents thereof as would be recognized by those ordinarily skilled in the relevant arts. It should also be understood that terminology employed herein is used for the purpose of describing particular embodiments only and is not intended to be limiting.

Definitions

The following terminology will be used in accordance with the definitions set forth below.

It should be noted that, as used in this specification and the appended claims, the singular forms “a,” and, “the” can include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to “a dopant” can include one or more of such dopants and reference to “the layer” can include reference to one or more of such layers.

As used herein, the terms “light” and “electromagnetic radiation” can be used interchangeably and can refer to light or electromagnetic radiation in the ultraviolet, visible, near infrared, and infrared spectra. The terms can further more broadly include electromagnetic radiation such as radio waves, microwaves, x-rays, and gamma rays. Thus, the term “light” is not limited to electromagnetic radiation in the visible spectrum. Many examples of light described herein refer specifically to electromagnetic radiation in the visible and infrared (and/or near infrared) spectra. For purposes of this disclosure, visible range wavelengths are considered to be from approximately 350nm to 800nm and non-visible wavelengths are longer than about 800nm or shorter than about 350 nm. The infrared spectrum includes a near infrared portion of the spectrum including wavelengths of approximately 800 to 1100 nm, a short wave infrared portion of the spectrum including wavelengths of approximately 1100 nm to 3 micrometers, and a mid to long wave infrared (or thermal infrared)

portion of the spectrum including wavelengths greater than about 3 micrometers up to about 30 micrometers. These are generally and collectively referred to herein as “infrared” portions of the electromagnetic spectrum unless otherwise noted.

As used herein, “quantum efficiency” (QE) is defined as the percentage of photons incident on an optoelectronic device that are converted into electrons. External QE (EQE) is defined as the current obtained outside of the device per incoming photon. As such, EQE therefore depends on both the absorption of photons and the collection of charges. The EQE is lower than the QE due to recombination effects and optical losses (e.g. transmission and reflection losses).

As used herein, the terms “3D” and “three dimensional” can be used interchangeably, and refer to obtaining distance information from electromagnetic radiation.

As used herein, the terms “disordered surface” and “textured surface” can be used interchangeably, and refer to a surface having a topology with nano- to micron-sized surface variations. Such a surface topology can be formed by the irradiation of a laser pulse or laser pulses, chemical etching, lithographic patterning, interference of multiple simultaneous laser pulses, or reactive ion etching. While the characteristics of such a surface can be variable depending on the materials and techniques employed, in one aspect such a surface can be several hundred nanometers thick and made up of nanocrystallites (e.g. from about 10 to about 50 nanometers) and nanopores. In another aspect, such a surface can include micron-sized structures (e.g. about 1 μm to about 60 μm). In yet another aspect, the surface can include nano-sized and/or micron-sized structures from about 5 nm and about 500 μm . A variety of techniques can be utilized to measure the size of such structures. For example, for cone-like structures the above ranges are intended to be measured from the peak of a structure to the valley formed between that structure and an adjacent neighboring structure. For structures such as nanopores, the above ranges are intended to be approximate diameters. Additionally, the surface structures can be spaced at various average distances from one another. In one aspect, neighboring structures can be spaced at a distance of from about 50nm to about 50 μm from. In another aspect, neighboring structures can be spaced at a distance of from about 50nm to about 2 μm from. Such spacing is intended to be from a center point of one structure to the center point of a neighboring structure.

As used herein, the term “fluence” refers to the amount of energy from a single pulse of laser radiation that passes through a unit area. In other words, “fluence” can be described as the energy density of one laser pulse.

As used herein, the terms “surface modifying” and “surface modification”
5 refer to the altering of a surface of a semiconductor material using laser irradiation, chemical etching, reactive ion etching, lithographic patterning, etc. In one specific aspect, surface modification can include processes using primarily laser radiation or laser radiation in combination with a dopant, whereby the laser radiation facilitates the incorporation of the dopant into a surface of the semiconductor material.
10 Accordingly, in one aspect surface modification includes doping of a semiconductor material.

As used herein, the term “target region” refers to an area of a semiconductor material that is intended to be doped or surface modified. The target region of a semiconductor material can vary as the surface modifying process progresses. For
15 example, after a first target region is doped or surface modified, a second target region may be selected on the same semiconductor material.

As used herein, the term “monolithic” refers to an electronic device in which electronic components are formed on the same substrate. For example, two monolithic pixel elements are pixel elements that are formed on the same
20 semiconductor substrate.

As used herein, the term “substantially” refers to the complete or nearly complete extent or degree of an action, characteristic, property, state, structure, item, or result. For example, an object that is “substantially” enclosed would mean that the object is either completely enclosed or nearly completely enclosed. The
25 exact allowable degree of deviation from absolute completeness may in some cases depend on the specific context. However, generally speaking the nearness of completion will be so as to have the same overall result as if absolute and total completion were obtained.

As used herein, the term “about” is used to provide flexibility to a numerical
30 range endpoint by providing that a given value may be “a little above” or “a little below” the endpoint.

As used herein, a plurality of items, structural elements, compositional elements, and/or materials may be presented in a common list for convenience. However, these lists should be construed as though each member of the list is

individually identified as a separate and unique member. Thus, no individual member of such list should be construed as a de facto equivalent of any other member of the same list solely based on their presentation in a common group without indications to the contrary.

5 Concentrations, amounts, and other numerical data may be expressed or presented herein in a range format. It is to be understood that such a range format is used merely for convenience and brevity, and thus should be interpreted flexibly to include not only the numerical values explicitly recited as the limits of the range, but also to include all the individual numerical values or sub-ranges encompassed within
10 that range as if each numerical value and sub-range is explicitly recited. As an illustration, a numerical range of “about 1 to about 5” should be interpreted to include not only the explicitly recited values of about 1 to about 5, but also include individual values and sub-ranges within the indicated range. Thus, included in this numerical range are individual values such as 2, 3, and 4 and sub-ranges such as from 1-3, from
15 2-4, and from 3-5, etc., as well as 1, 2, 3, 4, and 5, individually.

 This same principle applies to ranges reciting only one numerical value as a minimum or a maximum. Furthermore, such an interpretation should apply regardless of the breadth of the range or the characteristics being described.

20 **The Disclosure**

 The following disclosure relates to photosensitive diodes, pixels, and imagers capable of detecting visible light as well as infrared light utilized to provide depth information (i.e. 3D information), including associated methods of making such devices. Such device additionally exhibit enhanced absorption and quantum
25 efficiencies. In one aspect, for example, such a 3D imaging device can include at least one first semiconductor pixel, at least one second semiconductor pixel, at least one third semiconductor pixel, and at least one 3D semiconductor pixel that is capable of detecting the distance of an object. This 3D pixel can be monolithically arranged with the other semiconductor pixels. The first, second, third, and 3D semiconductor
30 pixels can be configured to detect light having a first, second, third and fourth wavelength, respectively. Further the first wavelength can be in the range of about 400nm to about 500nm; the second wavelength in the range of about 500nm to about 550nm; the third wavelength in the range of about 550nm to about 700nm and the fourth wavelength in the range of about 700nm to about 1200nm. In some aspects, a

monolithic sensor can include multiple 3D pixels operable to detect different wavelengths. For example, different 3D pixels can be tuned to specific wavelengths such as, for example, 850 nm, 960 nm, 1064 nm, etc. It can also be beneficial to include multiple 3D pixels operable to detect the same wavelength. As one non-limiting example, a monolithic sensor could include multiple 3D pixels operable to detect at 1064 nm and multiple 3D pixels operable to detect at 960. It should be understood that various arrangements and combinations of pixel types and pixel numbers are contemplated, and any such combination is considered to be within the present scope.

In one embodiment, the 3D semiconductor pixel can include a semiconductor substrate, a semiconductor layer formed at or from the semiconductor substrate, and a quantum efficiency enhanced infrared light region associated with the semiconductor layer. In one aspect, the quantum efficiency enhanced infrared light region can be a textured region. In another aspect, the semiconductor substrate and the semiconductor layer are comprised of silicon.

There are many applications that utilize depth information, non-limiting examples of which can include hands-free gesture control, video games, medical applications, machine vision, and the like. Time-of-flight (TOF) is one exemplary method of determining depth information that has been developed for use in radar and LIDAR (Light Detection and Ranging) systems. The basic principle of TOF involves sending a signal and measuring a property of the returned signal from a target. The measured property is used to determine the TOF. The distance is derived by multiplication of half the TOF and the velocity of the signal in the application medium.

FIG. 1 shows an illustration of generalized TOF measurement with a target having multiple surfaces that are separated spatially. Equation I shows one example of how such distance measurements can be calculated.

$$d = \frac{TOF * c}{2} \quad I$$

Where d is the distance measurement and c is the speed of light. By measuring the time (e.g. TOF) that it takes light to travel to and from a target, the distance between a light emitting diode (LED) and the surface of the target can be derived.

For an imager, if each pixel can perform the above TOF measurement, for a given lens system, a beneficial 3D image of the target can be achieved. Since, the speed of light in a vacuum is 3×10^8 m/sec, light traveling at that speed will reach a target at 30cm in a nanosecond. Thus, distance measurements can be difficult with TOF methods
5 when the target is relatively near the source, which is often the case for many 3D imaging applications. One non-limiting example of a method for TOF measurement to overcome this issue utilizes a modulated light pulse and measure the phase delay between emitted light and received light. Based on the phase delay and pulse width, the TOF can be derived. Such a light pulse can be emitted from, for example, an LED
10 light source.

Furthermore, many current pixels or imagers are manufactured on a silicon material that has been epitaxially (EPI) grown. Most epitaxially grown silicon is relatively thin (e.g. less than $30\mu\text{m}$) and is thus limited on the amount of infrared electromagnetic radiation that the material can absorb/detect, rendering pixel quantum
15 efficiency around near infrared and infrared wavelengths poor. To achieve acceptable signal to noise ratio for such devices, high power LED are needed to generate the infrared signal. Without such higher powered LEDs, the potentially measureable distance range is very short, and resulting higher electrical crosstalk can significantly affect the spatial resolution of the depth map. Conversely, if the EPI thickness is
20 increased in such a pixel, the infrared quantum efficiency can be increased, although not to acceptable levels for many applications. Increasing the EPI thickness, however, can significantly slow electron migration and degradation on demodulation performance. This can result in poor depth accuracy or in other words, an increase in depth noise. Pixels according to aspects of the present disclosure overcome problems
25 that have previously been associated with depth measurements. For example, in one aspect, such a device can utilize a silicon EPI layer having a thickness of from about $2\mu\text{m}$ to about $5\mu\text{m}$ that can achieve high QE in infrared wavelengths.

In one exemplary aspect, as is shown in FIG. 2, a monolithic 3D sensor for detecting infrared and visible light is provided. Such a sensor can include a
30 semiconductor substrate 202 having a device surface 204, at least one visible light photodiode 206 formed at or from the device surface 204, and at least one 3D photodiode 208 formed at or from the device surface 204 in proximity to the at least one visible light photodiode 206. Thus the photodiodes in the sensor can be arranged monolithically with respect to one another. The monolithic 3D sensor can also include

a quantum efficiency enhanced infrared light region 210 functionally coupled to the at least one 3D photodiode 208 and positioned to interact with electromagnetic radiation. It should be noted that, in some aspects, various layers can separate the quantum efficiency enhanced infrared light region and the 3D photodiode, including, but not limited to, an oxide layer. Thus, the 3D photodiode has enhanced responsivity and/or detectability in the infrared regions of the light spectrum. It is noted that the device surface can be a portion of the semiconductor substrate, or the device surface can be an additional layer, such as an epitaxially grown layer, that is formed on the substrate.

In some aspects, the at least one visible light photodiode 206 and the at least one 3D photodiode 208 can be isolated from one another using a variety of trench isolation 212 or other techniques to lower or eliminate optical and/or electrical crosstalk between the photodiodes. In some aspects, the trench isolation itself can be textured and/or doped as discussed herein. Additionally, the trench isolation can be filled with an oxide material. It is noted that each of the various photodiodes can have multiple doped regions forming at least one junction. In some aspects, doped regions can include an n-type dopant and/or a p-type dopant, thereby creating a p-n junction. In other aspects, a photosensitive device can include an i-type region to form a p-i-n junction. Various dopants and dopant profiles are discussed further herein.

In another aspect, a photodiode can include an electrical transfer element coupled to the semiconductor substrate and operable to transfer an electrical signal from the junction. Non-limiting examples of electrical transfer elements can include a variety of devices such as transistors, transfer gates, MOSFETs, PMOS transfer gates, and the like.

In general, a photodiode can include passive pixel sensors (PPS), active pixel sensors (APS), digital pixel sensor imagers (DPS), or the like, with one difference being the image sensor read out architecture. For example, a semiconducting photodiode can be a three, four, five or six transistor active pixel sensor (3T, 4T, 5T, or 6T APS). Devices having greater than 6 transistors are also within the present scope.

In another aspect of the present disclosure, a 3D optoelectronic device is provided. Such a device can include a semiconductor substrate having a device surface, at least one 3D photodiode formed at the device surface, and a quantum efficiency enhanced infrared light region functionally coupled to the at least one 3D photodiode and positioned to interact with electromagnetic radiation.

Regarding the layout of a monolithic sensor or monolithic sensor array, a variety of configurations are considered. It should be noted that numerous combinations of visible light photodiodes (or pixels) and 3D photodiodes (or pixels) are possible, and any such combination is considered to be within the present scope.

5 For example, FIG. 3 shows in one aspect a basic pixel array arrangement that is similar to a "Bayer" pattern found in color sensors. A Bayer pattern typically has a red pixel, a blue pixel, and two green pixels located in opposite corners of the pattern. As can be seen in FIG. 3, a similar layout can include one blue pixel 302, one red pixel 304, one green pixel 306, and one 3D pixel 308. FIG. 4 shows an arrangement
10 with one blue pixel 402, one red pixel 404, one green pixel 406, and two 3D pixel 408, 410 (3D TOF_1, and 3D TOF_2). Having multiple 3D pixels, such as the combination of two 3D pixels, can allow for better depth perception. In some aspects, the arrangements in FIGs. 3 and 4 can be beneficial for large pixel designs.

In another aspect, as shown in FIG. 5, the pixel arrangement includes several
15 Bayer-type pattern imagers and two sets of 3D TOF pixels. Essentially, one TOF pixel replaces one quadrant of a RGGB pixel design. In this configuration, the addition of several green pixels allows for the capture of more green wavelengths that may be needed for green color sensitivity, while at the same time capturing the infrared light for depth perception. In yet another aspect, FIG. 6 shows another
20 possible arrangement of color pixels and 3D pixels according. The pixel arrangements in FIGs. 5 and 6 can be beneficial for, among other things, small pixel sizes. It should be noted that other arrangements are considered within the scope of the present disclosure.

A monolithic 3D sensor can be operated according to a variety of different
25 schemes and architectures, and as such, the present scope should not be limited by the schemes and architectures described. For example, FIG. 7 shows schematically one potential operating scheme of a monolithic photosensitive 3D imager or 3D sensor according to one aspect. For a single 3D photodiode, the total integration time is divided into two alternate portions. Integration 1 is synchronized with the drive signal
30 from the infrared light source, such as an LED. Integration 2 is opposite the drive signal of the LED. The signal of the received light can be split between integration 1 and integration 2. The integration cycle can be repeated several times before the accumulated signals are read out. The ratio between S1 and S2 can be used to derive

the phase shift of received light relative to the emitted light as shown by Equations II, III, and IV:

$$S1 = \sum_{i=1}^N S1_i = S1_{LED} + S0 \quad \text{II}$$

5

$$S2 = \sum_{i=1}^N S2_i = S2_{LED} + S0 \quad \text{III}$$

$$d = \frac{c}{2} * \left[\frac{Tw}{4} \frac{2S2_{LED}}{S1_{LED} + S2_{LED}} + n \left(\frac{Tw}{2} \right) \right], \text{ where } n = 0, 1, 2, \dots \quad \text{IV}$$

Where d is the distance to the object, Tw is the period of the LED modulation (in seconds, e.g. in Tw = 1/f, f is the modulation frequency), S1_LED and S2_led are signal levels caused by LED illumination, and c is the speed of light. In the above equation, the integer number represents the aliasing factor (e.g. ambiguity). S0 is the offset signal caused by ambient light and dark current of the pixel. The offset signal can be subtracted from the total signal to accurately derive the distance. The offset depends on the ambient light and ambient temperature at each location of the target (e.g. dark current). To derive the phase shift information, the offset must be known.

Known TOF methods can have accuracy issues (e.g. ambiguity issues). For example, the ambiguity distance value is cTw/4, which can be derived from the above equations. Thus, the derived phase shift of an object at a distance d is same as an object at a distance of d + n(cTw/4), where n=0,1,2... To resolve this issue, multiple LED modulation frequencies can be used to reduce ambiguity. In another aspect, the measurement can be limited to a distance of less than cTw/4 to avoid ambiguity.

Photosensitive imagers can be front side illumination (FSI) or back side illumination (BSI) devices. In a typical FSI imager, incident light enters the semiconductor device by first passing by transistors and metal circuitry. The light, however, scatters off of the transistors and circuitry prior to entering the light sensing portion of the imager, thus causing optical loss and noise. A lens can be disposed on the top side of a FSI pixel to direct and focus the incident light to the light sensing

active region of the device, thus partially avoiding the circuitry. BSI imagers, on the other hand, are configured to have the light sensing portion of the device opposite the circuitry. Incident light enters the device via the light sensing portion and is mostly absorbed prior to reaching the circuitry. BSI designs allow for smaller pixel architecture and a high fill factor for the imager. As mentioned, the devices according to aspects of the present disclosure can be adapted for either configuration. It should also be understood that devices according to aspects of the present disclosure can be incorporated into complimentary metal-oxide-semiconductor (CMOS) imager architectures or charge-coupled device (CCD) imager architectures.

One example of a monolithic 3D sensor is shown in FIG. 8, which illustrates a cross-sectional view of both a visible photodiode on the right and a 3D photodiode on the left. Both the visible and 3D photodiodes are designed in a BSI architecture. The BSI architecture can also be useful due to having improved QE response in the visible spectrum. The monolithic 3D sensor can include a carrier wafer 802, a dielectric layer 804, circuitry layers 806, 808 and 810, via(s) 812, and a transfer gate 814. The monolithic 3D sensor can further include a first doped region 816 (e.g. for this embodiment, p+), a second doped region 818 (e.g. for this embodiment, n-type), a semiconductor layer 820, a isolation feature 822, an anti-reflective layer 824, infrared filter and a lens 826 for focusing incident electromagnetic radiation. Furthermore, the 3D photodiode can have a quantum efficiency enhanced infrared light region 828. In some aspects, the visible light photodiode can also include a quantum efficiency enhanced infrared light region (not shown).

The 3D photodiode can also include an on-pixel optical narrow pass filter 832. The narrow pass filter design will match the modulated light source (e.g. LED or laser) emission spectrum. The narrow pass filter will significantly reduce the unwanted ambient light which will further increase the SNR of modulated NIR light. Another benefit of increased NIR QE is possibility of high frame rate operation for high speed 3D image capture. The visible pixel will have on-pixel color filter array (CFA) and IR cut filter. The integrated IR cut filter can allow high quality visible images with high fidelity color rendering. By integrating an infrared cut filter onto the sensor chip can also reduce total system costs (due to, for example, the removal of infrared filter glass) and can reduce module profile. It is noted that the 3D photodiode can have a light absorbing properties and elements as has been disclosed in U.S.

Patent Application No. 12/885,158, filed on September 17, 2010, which is incorporated by reference in its entirety.

The photodiode (pixel) configured for detecting visible wavelengths can include the same elements as the 3D photodiode with the exception of having a color filter array (CFA) and an infrared cut filter 830. Notably, both the narrow pass NIR
5 filter and IR cut filter can be made by a variety of multiple-layer interference type schemes. The on chip pixel level optical filter will allow high quality images for both the depth map and the color image.

As has been described, the various photodiodes can have any number of
10 transistors and transistor architectures. In one aspect, for example, the visible pixel can have a six-transistor (6-T) architecture that will allow global shutter operation. One example of such a 6-T architecture is shown in FIG. 9. This pixel architecture can include a photodiode (PD) 902, a global reset (Global_RST) 904, a global transfer gate (Global_TX) 906, a storage node 908, a transfer gate (TX1) 910, reset (RST)
15 912, source follower (SF) 914, floating diffusion (FD) 916, row select transistor (RS) 918, power supply (Vaapix) 920, and voltage out (Vout) 922. Due to the use of an extra transfer gate and storage node, correlated-double-sampling (CDS) is allowed. Therefore, the read noise should be similar to a typical CMOS 4T pixel.

One example global shutter timing for short integration is shown in FIG. 10.
20 In global shuttering, the Global_RST can be maintained at a high state for anti-blooming purposes. The Global_RST is set to a low state (or off) to begin integration of the pixel array. At the end of integration, Global_TX is pulsed to transfer the integrated charge from the photodiode 902 to the Storage Node 908 (FIG. 9) for each pixel in the array. After charge transfer, the Global_RST signal can be set to a high
25 state again during the frame readout for anti-blooming purposes. The readout of each row can occur similar to a 4T pixel operation. The floating diffusion (FD) node 916 can be reset for sampling before the signal charge is transferred from the Storage Node. The function of correlated double sampling can then result in low read noise. More information regarding anti-blooming, global shuttering, correlated double
30 sampling, and the like, can be found in US Patent Serial No. 13/333,537, filed on December 21, 2011, which is incorporated herein by reference.

In another aspect, a schematic of a 3D pixel is shown in FIG. 11. This exemplary 3D pixel can include 11 transistors for accomplishing the depth measurement of the target. It should be noted that 11 transistors should not be seen as

limiting, and other transistor architectures are contemplated. In this aspect, however, the 3D pixel can comprise a photodiode (PD) 1102, a global reset (Global_RST) 1104, a first global transfer gate (Global_TX1) 1106, a first storage node 1108, a first transfer gate (TX1) 1110, a first reset (RST1) 1112, a first source follower (SF1) 1114, a first floating diffusion (FD1) 1116, a first row select transistor (RS1) 1118, a second global transfer gate (Global_TX2) 1120, a second storage node 1122, a second transfer gate (TX2) 1124, a second reset (RST2) 1126, a second source follower (SF2) 1128, a second floating diffusion (FD2) 1130, a second row select transistor (RS2) 1132, power supply (Vaapix) 1134, and voltage out (Vout) 1136. Other transistors can be included in the 3D architecture and should be considered within the scope of the present disclosure. The specific aspect with 11 transistors can reduce motion artifacts due to the global shutter operation, thereby giving more accurate measurements.

The timing of a 3D pixel can be performed in a variety of ways, and as such, the following timing diagrams and description should not be seen as limiting, but merely exemplary methods of achieving a desired result. An exemplary timing diagram corresponding to the timing of the schematic of FIG. 11 is shown in FIG. 12. FIG. 12 shows the output of an 850 nm LED on a 50% duty cycle. The Global_RST is pulsed at the beginning and end of each LED cycle to reset the photodiode. Thus, as the LED is turned on the photodiode is reset and integration begins. Global_TX1 is pulsed at the end of the LED on phase to transfer the accumulated charge into Storage 1 and the photodiode is reset. Global_TX2 is pulsed at the end of the LED off cycle to transfer accumulated charge from the photodiode into Storage 2. Following a desired number of integration cycles, the charge in Storage 1 and Storage 2 are transferred to FD1 and FD2, read out using a global shutter mode, and compared to determine distance information.

In addition, the background infrared level can introduce errors into the distance measurement. This background signal can be measured and subtracted from the actual signal to provide a more accurate determination of distance. A timing diagram of one technique for making such a background measurement is shown in FIG. 13. The timing as shown in FIG. 12 is thus performed with the LED off, and the resulting background signal can be subtracted from the signal derived with the LED on to improve the distance measurement. The background measurement can be performed at any time with relation to the actual distance measurement. For example,

in one aspect, the background measurement can be performed in between each global readout cycle. In another aspect, the background measurement can be performed at given time intervals, such as every second, every, 10 seconds, every 30 seconds, every minute, etc. Such a background reading can be taken whenever it is desirable to

5 check the background infrared levels to improve sensor performance.

The present disclosure additionally provides systems for detecting infrared and visible light. In one aspect, as is shown in FIG. 14 for example, such a system can include a monolithic 3D sensor 1402 for detecting infrared and visible light, comprising a semiconductor substrate 1404 having a device surface 1406, at least one
10 visible light photodiode 1408 formed at the device surface, at least one 3D photodiode 1410 formed at the device surface in proximity to the at least one visible light photodiode, and a quantum efficiency enhanced infrared light region 1412 functionally coupled to the at least one 3D photodiode and positioned to interact with electromagnetic radiation. The system can further include an infrared light source
15 1414 operable to emit infrared light 1416 detectable by the 3D photodiode, and synchronization circuitry 1418 between the infrared light source and the 3D photodiode to synchronize detection of infrared light 3D photodiode with a pulse of the infrared light source.

The various devices according to aspects of the present disclosure exhibit
20 increase quantum efficiencies (QE) as compared to traditional photodiode devices. On example of the QE improvements of such devices can be seen in the QE spectrum curve in FIG. 15. The curve in FIG. 15 shows a standard imager and an imager with enhanced quantum efficiency, especially in the infrared wavelengths. The QE enhanced imager and the standard imager both have comparable silicon thicknesses of
25 about 5 μ m. The thickness and responsivity of the QE enhanced imager can have significant impact on a 3D pixel operation, due to increased speed and detection. The increased QE can contribute to higher image signal to noise ratio (SNR), which will greatly reduce depth error. Further, increased QE on a silicon having a thickness of less than 5 μ m can allow the pixel to reduce the diffusion component of the signal so
30 that the charge collection and transfer can be increased, which is ideal for 3D pixel operation. In general, the photo-generated carriers created inside the pixel will depend on two mechanisms for collection: drift and diffusion. For light having shorter wavelengths, most of the carriers will be generated in a shallow region of the device and within the depletion region of the photodiode. Those carriers can be collected

relatively quickly, via drift. For infrared light, however, the majority of photo carriers will be generated toward the backside of the silicon. These carriers will thus be generated outside diode's depletion region and will depend on diffusion to be collected. Diffusion is much slower than drift. For a 3D TOF pixel, fast sampling of photo charge is beneficial. High QE can be achieved within very thin (i.e. less than 5 μm) layers of epitaxially grown silicon using the techniques of the present disclosure. Therefore, most if not all carriers generated can be collected via the drift mechanism. This allows very fast charge collection and transfer. With this technology, depth resolution can be greatly increased due to the use of higher modulation frequencies of faster modulated infrared LEDs.

Photosensitive imagers can be maintained under constant conditions (fixed voltage or current) to provide enhanced linearity and uniformity. As has been described, connections between the imager and the device layers can be achieved using vias fabricated from a refractory metal, such as tungsten or tantalum. Placing storage elements under the imager may also provide various photonic benefits. For example, the entire pixel array may be dedicated to signal processing. This may enable higher performance by permitting access to low level pixel signals. Furthermore, massively parallel operations can be performed by pixel processors. For example, analog to digital conversion, noise reduction (i.e., true correlated double sampling), power conditioning, nearest neighbor pixel processing, compression, fusion, and color multiplexing operations can be performed.

Regarding the photodiodes themselves, a variety of semiconductor materials are contemplated for use with such devices. Non-limiting examples of such semiconductor materials can include group IV materials, compounds and alloys comprised of materials from groups II and VI, compounds and alloys comprised of materials from groups III and V, and combinations thereof. More specifically, exemplary group IV materials can include silicon, carbon (e.g. diamond), germanium, and combinations thereof. Various exemplary combinations of group IV materials can include silicon carbide (SiC) and silicon germanium (SiGe). In one specific aspect, the semiconductor material can be or include silicon. Exemplary silicon materials can include amorphous silicon (a-Si), microcrystalline silicon, multicrystalline silicon, and monocrystalline silicon, as well as other crystal types. In another aspect, the semiconductor material can include at least one of silicon, carbon,

germanium, aluminum nitride, gallium nitride, indium gallium arsenide, aluminum gallium arsenide, and combinations thereof.

Exemplary combinations of group II-VI materials can include cadmium selenide (CdSe), cadmium sulfide (CdS), cadmium telluride (CdTe), zinc oxide (ZnO), zinc selenide (ZnSe), zinc sulfide (ZnS), zinc telluride (ZnTe), cadmium zinc telluride (CdZnTe, CZT), mercury cadmium telluride (HgCdTe), mercury zinc telluride (HgZnTe), mercury zinc selenide (HgZnSe), and combinations thereof.

Exemplary combinations of group III-V materials can include aluminum antimonide (AlSb), aluminum arsenide (AlAs), aluminum nitride (AlN), aluminum phosphide (AlP), boron nitride (BN), boron phosphide (BP), boron arsenide (BAs), gallium antimonide (GaSb), gallium arsenide (GaAs), gallium nitride (GaN), gallium phosphide (GaP), indium antimonide (InSb), indium arsenide (InAs), indium nitride (InN), indium phosphide (InP), aluminum gallium arsenide (AlGaAs, $\text{Al}_x\text{Ga}_{1-x}\text{As}$), indium gallium arsenide (InGaAs, $\text{In}_x\text{Ga}_{1-x}\text{As}$), indium gallium phosphide (InGaP), aluminum indium arsenide (AlInAs), aluminum indium antimonide (AlInSb), gallium arsenide nitride (GaAsN), gallium arsenide phosphide (GaAsP), aluminum gallium nitride (AlGaN), aluminum gallium phosphide (AlGaP), indium gallium nitride (InGaN), indium arsenide antimonide (InAsSb), indium gallium antimonide (InGaSb), aluminum gallium indium phosphide (AlGaInP), aluminum gallium arsenide phosphide (AlGaAsP), indium gallium arsenide phosphide (InGaAsP), aluminum indium arsenide phosphide (AlInAsP), aluminum gallium arsenide nitride (AlGaAsN), indium gallium arsenide nitride (InGaAsN), indium aluminum arsenide nitride (InAlAsN), gallium arsenide antimonide nitride (GaAsSbN), gallium indium nitride arsenide antimonide (GaInNAsSb), gallium indium arsenide antimonide phosphide (GaInAsSbP), and combinations thereof.

Furthermore, the semiconductor device layer can be of any thickness that allows electromagnetic radiation detection and conversion functionality, and thus any such thickness of semiconductor device layer is considered to be within the present scope. In some aspects a textured region can be applied to the semiconductor device layer to increase the efficiency of the device such that the semiconductor device layer can be thinner than has previously been possible. Decreasing the thickness of the semiconductor reduces the amount of the often costly semiconductor material required to make such a device. In one aspect, for example, the semiconductor device layer has a thickness of from about 500 nm to about 50 μm . In another aspect, the

semiconductor device layer has a thickness of less than or equal to about 500 μm . In yet another aspect, the semiconductor device layer has a thickness of from about 2 μm to about 10 μm . In a further aspect, the semiconductor device layer can have a thickness of from about 5 μm to about 750 μm . In yet a further aspect, the semiconductor device layer can have a thickness of from about 5 μm to about 100 μm . In other aspects, the semiconductor device layer can have a thickness of from about 2 μm to about 5 μm .

One effective method of producing a textured region (i.e. quantum efficiency enhanced infrared light region) is through laser processing. Such laser processing allows discrete locations of the semiconductor substrate to be textured. A variety of techniques of laser processing to form a textured region are contemplated, and any technique capable of forming such a region should be considered to be within the present scope. Laser treatment or processing can allow, among other things, enhanced absorption properties and thus increased electromagnetic radiation focusing and detection. The laser treated region can be associated with the surface nearest the impinging electromagnetic radiation, or the laser treated surface can be associated with a surface opposite in relation to impinging electromagnetic radiation, thereby allowing the radiation to pass through the semiconductor material before it hits the laser treated region.

In one aspect, for example, a target region of the semiconductor material can be irradiated with laser radiation to form a textured region. Examples of such processing have been described in further detail in U.S. Patents 7,057,256, 7,354,792 and 7,442,629, which are incorporated herein by reference in their entireties. Briefly, a surface of a semiconductor material is irradiated with laser radiation to form a textured or surface modified region. Such laser processing can occur with or without a dopant material. In those aspects whereby a dopant is used, the laser can be directed through a dopant carrier and onto the semiconductor surface. In this way, dopant from the dopant carrier is introduced into the target region of the semiconductor material. Such a region incorporated into a semiconductor material can have various benefits in accordance with aspects of the present disclosure. For example, the target region typically has a textured surface that increases the surface area of the laser treated region and increases the probability of radiation absorption via the mechanisms described herein. In one aspect, such a target region is a substantially textured surface including micron-sized and/or nano-sized surface features that have

been generated by the laser texturing. In another aspect, irradiating the surface of semiconductor material includes exposing the laser radiation to a dopant such that irradiation incorporates the dopant into the semiconductor. Various dopant materials are known in the art, and are discussed in more detail herein.

5 Thus the surface of the semiconductor material is chemically and/or structurally altered by the laser treatment, which may, in some aspects, result in the formation of surface features appearing as microstructures or patterned areas on the surface and, if a dopant is used, the incorporation of such dopants into the semiconductor material. In some aspects, the surface features or microstructures can
10 be on the order of 5 nm to 500 μ m in size and can assist in the absorption of electromagnetic radiation. In other words, the textured surface can increase the probability of incident radiation being absorbed by the semiconductor material. In another aspect, the surface features can be from about 10 nm to about 20 μ m in size.

 The type of laser radiation used to surface modify a semiconductor material
15 can vary depending on the material and the intended modification. Any laser radiation known in the art can be used with the devices and methods of the present disclosure. There are a number of laser characteristics, however, that can affect the surface modification process and/or the resulting product including, but not limited to the wavelength of the laser radiation, pulse width, pulse fluence, pulse frequency,
20 polarization, laser propagation direction relative to the semiconductor material, etc. In one aspect, a laser can be configured to provide pulsatile lasing of a semiconductor material. A short-pulsed laser is one capable of producing femtosecond or picosecond pulse durations. Laser pulses can have a central wavelength in a range of about from about 10 nm to about 8 μ m, and more specifically from about 200 nm to about 1200
25 nm. The pulse width of the laser radiation can be in a range of from about tens of femtoseconds to about hundreds of nanoseconds. In one aspect, laser pulse widths can be in the range of from about 50 femtoseconds to about 50 picoseconds. In another aspect, laser pulse widths are in the range of from about 50 femtoseconds to 500 femtoseconds.

30 The number of laser pulses irradiating a target region can be in a range of from about 1 to about 2000. In one aspect, the number of laser pulses irradiating a semiconductor target region can be from about 2 to about 1000. Further, the repetition rate or frequency of the pulses can be selected to be in a range of from about 10 Hz to about 10 μ Hz, or in a range of from about 1 kHz to about 1 MHz, or in

a range from about 10 Hz to about 1 kHz. Moreover, the fluence of each laser pulse can be in a range of from about 1 kJ/m² to about 20 kJ/m², or in a range of from about 3 kJ/m² to about 8 kJ/m².

It should be noted that other techniques for texturing the quantum efficiency enhanced infrared light region are considered to be within the present scope. Non-limiting examples include chemical etching, physical abrasion, material deposition, and the like.

A variety of dopant materials are contemplated, and any such material that can be used in the laser treatment process to surface modify a semiconductor material according to aspects of the present disclosure is considered to be within the present scope. It should be noted that the particular dopant utilized can vary depending on the semiconductor material being laser treated, as well as the intended use of the resulting semiconductor material. For example, the selection of potential dopants may differ depending on whether or not tuning of the photosensitive device is desired. Additionally, such dopant can be utilized in the textured region or in the other various doped regions of the device.

A dopant can be either electron donating or hole donating. In one aspect, non-limiting examples of dopant materials can include S, F, B, P, N, As, Se, Te, Ge, Ar, Ga, In, Sb, and combinations thereof. It should be noted that the scope of dopant materials should include, not only the dopant materials themselves, but also materials in forms that deliver such dopants (i.e. dopant carriers). For example, S dopant materials includes not only S, but also any material capable being used to dope S into the target region, such as, for example, H₂S, SF₆, SO₂, and the like, including combinations thereof. In one specific aspect, the dopant can be S. Sulfur can be present at an ion dosage level of between about 5 x 10¹⁴ and about 1 x 10¹⁶ ions/cm². Non-limiting examples of fluorine-containing compounds can include ClF₃, PF₅, F₂, SF₆, BF₃, GeF₄, WF₆, SiF₄, HF, CF₄, CHF₃, CH₂F₂, CH₃F, C₂F₆, C₂HF₅, C₃F₈, C₄F₈, NF₃, and the like, including combinations thereof. Non-limiting examples of boron-containing compounds can include B(CH₃)₃, BF₃, BCl₃, BN, C₂B₁₀H₁₂, borosilica, B₂H₆, and the like, including combinations thereof. Non-limiting examples of phosphorous-containing compounds can include PF₅, PH₃, and the like, including combinations thereof. Non-limiting examples of chlorine-containing compounds can include Cl₂, SiH₂Cl₂, HCl, SiCl₄, and the like, including combinations thereof. Dopants can also include arsenic-containing compounds such as AsH₃ and the like, as

well as antimony-containing compounds. Additionally, dopant materials can include mixtures or combinations across dopant groups, i.e. a sulfur-containing compound mixed with a chlorine-containing compound. In one aspect, the dopant material can have a density that is greater than air. In one specific aspect, the dopant material can include Se, H₂S, SF₆, or mixtures thereof. In yet another specific aspect, the dopant can be SF₆ and can have a predetermined concentration range of about 5.0×10^{-8} mol/cm³ to about 5.0×10^{-4} mol/cm³. SF₆ gas is a good carrier for the incorporation of sulfur into the semiconductor material via a laser process without significant adverse effects on the semiconductor material. Additionally, it is noted that dopants can also be liquid solutions of n-type or p-type dopant materials dissolved in a solution such as water, alcohol, or an acid or basic solution. Dopants can also be solid materials applied as a powder or as a suspension dried onto the wafer.

Additionally, the semiconductor device layer can be annealed for a variety of reasons, including dopant activation, semiconductor material repair, and the like. In those aspects including a laser textured region, the semiconductor material can be annealed prior to laser treatment, following laser treatment, during laser treatment, or both prior to and following laser treatment. Annealing can enhance the semiconductive properties of the device, including increasing the photoresponse properties of the semiconductor materials. Additionally, annealing can reduce damage done by the lasing process.

Of course, it is to be understood that the above-described arrangements are only illustrative of the application of the principles of the present disclosure. Numerous modifications and alternative arrangements may be devised by those skilled in the art without departing from the spirit and scope of the present disclosure and the appended claims are intended to cover such modifications and arrangements. Thus, while the present disclosure has been described above with particularity and detail in connection with what is presently deemed to be the most practical embodiments of the disclosure, it will be apparent to those of ordinary skill in the art that numerous modifications, including, but not limited to, variations in size, materials, shape, form, function and manner of operation, assembly and use may be made without departing from the principles and concepts set forth herein.

CLAIMS

What is claimed is:

- 5 1. A monolithic 3D sensor capable of detecting infrared and visible light, comprising:
a semiconductor substrate having a device surface;
at least one visible light photodiode formed at the device surface;
at least one 3D photodiode formed at the device surface in proximity to the at
least one visible light photodiode; and
10 a quantum efficiency enhanced infrared light region functionally coupled to
the at least one 3D photodiode and positioned to interact with electromagnetic
radiation.
2. The sensor of claim 1, wherein the quantum efficiency enhanced infrared light
15 region is a textured region located at the device surface.
3. The sensor of claim 1, wherein the quantum efficiency enhanced infrared light
region is a textured region located on a side of the semiconductor substrate opposite
the device surface.
20
4. The sensor of claim 1, wherein the quantum efficiency enhanced infrared light
region has surface structures formed using a pulsed laser with a pulse duration of from
about 1 femtosecond to about 500 picoseconds.
- 25 5. The sensor of claim 4, wherein the surface structures have an average height of
from about 5 nm to about 500 μm
6. The sensor of claim 1, wherein the at least one visible light photodiode includes at
least one red light-sensitive photodiode, at least one blue light-sensitive photodiode, at
30 least one green light-sensitive photodiode, and at least one 3D photodiode.
7. The sensor of claim 1, wherein the 3D photodiode is operable to detect infrared
light having a wavelength of greater than about 800 nm.

8. The sensor of claim 1, further comprising an infrared narrow bandpass filter optically coupled to the 3D photodiode and positioned to filter electromagnetic radiation impinging on the 3D photodiode.

5 9. The sensor of claim 1, further comprising an infrared cut filter optically coupled to the at least one visible light diode and positioned to filter infrared electromagnetic radiation impinging on the at least one visible light photodiode.

10 10. The sensor of claim 1, wherein the 3D photodiode further includes circuitry for capturing signals generated by the 3D photodiode in response to detection of a pulse of infrared light from an infrared light source.

11. The sensor of claim 1, wherein the 3D photodiode further includes circuitry for calculating time of flight information.

15

12. The sensor of claim 1, further comprising circuitry for synchronizing light capture of the 3D photodiode with an infrared light source.

20 13. The sensor of claim 1, further comprising readout circuitry functionally coupled to the at least one visible light photodiode and the at least one 3D photodiode operable to function in global shutter mode.

14. The sensor of claim 1, wherein the sensor is configured as a backside illuminated sensor.

25

15. A system for detecting infrared and visible light, comprising:
a monolithic 3D sensor for detecting infrared and visible light, comprising:
a semiconductor substrate having a device surface;
at least one visible light photodiode formed at the device surface;
30 at least one 3D photodiode formed at the device surface in proximity to
the at least one visible light photodiode; and
a quantum efficiency enhanced infrared light region functionally
coupled to the at least one 3D photodiode and positioned to
interact with electromagnetic radiation;

an infrared light source operable to emit infrared light detectable by the 3D photodiode; and

synchronization circuitry between the infrared light source and the 3D photodiode to synchronize detection of infrared light 3D photodiode with a pulse of the infrared light source.

16. The system of claim 15, wherein the quantum efficiency enhanced infrared light region is a textured region located at the device surface.

17. The system of claim 15, wherein the quantum efficiency enhanced infrared light region has surface structures formed using a pulsed laser with a pulse duration of from about 1 femtosecond to about 500 picoseconds.

18. The system of claim 17, wherein the surface structures have an average height of from about 5 nm to about 500 μm .

19. The system of claim 15, wherein the at least one visible light photodiode includes at least one red light-sensitive photodiode, at least one blue light-sensitive photodiode, at least one green light-sensitive photodiode, and at least two 3D photodiodes.

20. The system of claim 15, wherein the 3D photodiode is operable to detect the infrared light from the infrared light source.

21. The system of claim 20, further comprising an infrared narrow bandpass filter optically coupled to the 3D photodiode and positioned to filter electromagnetic radiation impinging on the 3D photodiode, wherein the infrared narrow bandpass filter has a pass band substantially matching the infrared light frequency.

22. The system of claim 15, further comprising an infrared cut filter optically coupled to the at least one visible light diode and positioned to filter infrared electromagnetic radiation impinging on the at least one visible light photodiode.

23. The system of claim 15, wherein the 3D photodiode further includes circuitry for capturing signals generated by the 3D photodiode in response to detection of a pulse of the infrared light from the infrared light source.
- 5 24. The system of claim 15, further comprising circuitry for synchronizing light capture of the 3D photodiode with the infrared light generated by the infrared light source.

1/11




FIG. 1







FIG. 2



3/11

Red pixel	Green pixel	Red pixel	Green pixel
Green pixel	Blue pixel	Green pixel	Blue pixel
3D TOF_1	3D TOF_2	3D TOF_1	3D TOF_2
Red pixel	Green pixel	Red pixel	Green pixel
Green pixel	Blue pixel	Green pixel	Blue pixel
3D TOF_1	3D TOF_2	3D TOF_1	3D TOF_2

FIG. 6

4/11




FIG. 7

5/11




FIG. 8

6/11




FIG. 9

7/11




FIG. 10

8/11




FIG. 11

9/11




FIG. 12

10/11




FIG. 13

11/11




FIG. 14




FIG. 15