

High aspect ratio structures have unique process control requirements since the channels are on the order of microns deep with angstrom-level requirements for precision.³ Examples of these HAR structures are the channel hole in 3D NAND as seen in Figure 1, and the storage node capacitor found in advanced DRAM.




Figure 1: 3D NAND structure showing high aspect ratio (HAR) features such as the channel hole.

A few of the high priority process challenges with 3D NAND include channel hole and word line profile variability and defectivity, as well as shorts connecting the contacts to the staircase. DRAM challenges include storage node capacitor profile variability and defectivity, bit line defects and shrinking multi-patterning overlay error budgets. Refining the process for these deep narrow holes requires overcoming defectivity and profile challenges – to achieve yield during the development phase, and then ultimately improve and sustain the yield for high volume manufacturing. Some of these challenges have clear process control solutions, while others remain under development. Solving process issues in these complex stacks requires a multifaceted approach.

First line of defense: Tool monitoring

When it comes to particle defects, it is always best to avoid them in the first place. At future patterning steps, particles can turn into yield limiting defects like bridges and opens. Avoiding defectivity is especially important for HAR stacks that include depositions of many layers in one process step, as with 3D NAND. A clean process tool will not drop a particle into the film stack. Therefore, ensuring process tool cleanliness is a proactive approach to avoiding buried particle defects. Unpatterned wafer inspection can monitor chambers at a high sampling rate to find any particle issues quickly. However, some defect mechanisms will manifest themselves only on patterned wafers; therefore, a well-rounded tool monitoring strategy includes sufficient sampling on patterned wafers as well.

Another important aspect of a comprehensive tool monitoring strategy is chamber monitoring. Temperature uniformity within a single etch tool, and matching between tools, are both important for maintaining a uniform etch profile across the wafer to keep the channel hole shape consistent. This uniformity is especially important for these micron-range etch processes since they have stringent angstrom-level precision requirements. Chamber temperature monitoring can be automated to compare current data to the baseline, and allow for quick corrections

Startup Funding: Q1 2025

AI chips and data center communications see big funding; 75 startups raise \$2 billion.

BY JESSE ALLEN

Advanced Packaging Fundamentals For Semiconductor Engineers

New SE eBook examines the next phase of semiconductor design, testing, and manufacturing.

BY BRYON MOYER

Chip Industry Week In Review

AI export rule to be scrapped; SEMI, EU request; Cadence, Nvidia supercomputer; AI co-processor; Imagination's new GPU; semi sales up; imec, TNO photonics lab; NSF key to national security; flexible packaging control system; SiConic test engineering; USB 4 support; SiC JFETs; magnetic behavior in hematite.

BY THE SE STAFF

Chip Industry Week In Review

EDA export controls; Synopsys-Ansys divest requirements; SIA Factbook; McKinsey effects of tariffs; ASE's fan-out bridge; earnings; TSMC's design center; China's legacy chips play; AMD's optical acquisition.

BY THE SE STAFF

Linear Pluggable Optics Save Energy In Data Centers

New OIF electrical standards will enable interoperability, adding another option for faster and more efficient data movement.

BY BRYON MOYER

What Exactly Are Chiplets And Heterogeneous Integration?

New technologies drive new terminology, but the early days for those new approaches can be very confusing.

BY BRYON MOYER

Big Changes Ahead For Interposers And Substrates

New materials and processes will help with power distribution and thermal dissipation in advanced packages.

BY GREGORY HALEY

Three-Way Race To 3D-ICs

- Sam ON HBM Roadmap: Next-Gen High-Bandwidth Memory Architectures (KAIST's TERALAB)
- Lentz on Agentic AI In Chip Design
- adam on RISC-V's Increasing Influence
- Jon Taylor on RISC-V's Increasing Influence
- Roi Mit on The DAC Valuation
- Janis Robin Schamberger on Chip Industry Week In Review
- Rashid Kukkady on New Data Center Protocols Tackle AI
- Peter Bennet on The DAC Valuation
- Dan Ganousis on Optimizing Data Movement
- DFTguy on Revolutionizing Semiconductor Development With GPU-Enhanced Atomistic Modeling
- 1945x on Laser-Focused Results: Improving EUV Line Edge Roughness With Ion Beam Etching
- Jason Kennerly on Many Options For EUV Photoresists, No Clear Winner
- Marc Swinnen on Development Flows For Chiplets
- Warren Savage on Development Flows For Chiplets
- N. L. Kamaruzzaman on Security Risks Mount For Aerospace, Defense Applications
- IT ON Three-Way Race To 3D-ICs
- Marzieh SalarRahimi on Advanced Packaging Fundamentals for Semiconductor Engineers
- Harry Foster on Tape-Out Failures Are The Tip Of The Iceberg
- Brian Bailey on Tape-Out Failures Are The Tip Of The Iceberg
- Purple music on Tape-Out Failures Are The Tip Of The Iceberg
- Messika on Tape-Out Failures Are The Tip Of The Iceberg
- AI on Tape-Out Failures Are The Tip Of The Iceberg
- Svetlana Morozova ON GPU Analysis Identifying Performance Bottlenecks That Cause Throughput Plateaus In Large-Batch Inference
- universitywafer on Advancements In Silicon Device Technology And Design Driving New SLM Monitor Categories
- Dr. Dev Gupta on Packaging With Fewer People And Better Results
- Michael Current on Advanced Packaging Fundamentals for Semiconductor Engineers
- Jack G on 3D-IC For The Masses
- Marc Greenberg on Implementing



consistent. This uniformity is especially important for these micron-range etch processes since they have stringent angstrom-level precision requirements. Chamber temperature monitoring can be automated to compare current data to the baseline, and allow for quick corrections when a shift is detected.

In order for tool monitors to work effectively, process tool conditions should be as close to the production environment as possible. Temperature monitoring should be done in “plasma on” etch conditions, and unpatterned monitors should include a realistic film stack. Due to the complicated integration scheme of a product wafer, the tool monitoring strategy will need to be paired with a second line of defense that includes additional inline high sensitivity inspections and measurements.

Second line of defense: Inline monitoring and control

Inline product wafers with HAR structures need monitoring for defects both at the wafer surface and below. Wafer inspection for defects on the surface of the wafer will help to find both particle and pattern type defects on surface layers.

Another process control issue for high aspect ratio wafer processing is wafer bowing. 3D NAND structures have alternating materials in the stack, creating a great deal of stress on the wafer. A thorough process-monitoring scheme will also need to monitor the bow and warp of the wafer to ensure it is still meeting specifications for downstream process steps.

What about buried defects in the HAR stack? Normally, wafer inspection can be done at multiple steps in the process to find defects at the source. However, the stack prior to the channel hole etch in 3D NAND is deposited in one process step, with no opportunity to pause the process for an inspection step. Ideally process engineers can avoid buried particles by keeping extremely clean process tools, but there will be integration related defects as well. Defects buried in the stack currently present a challenge to directly detect at high throughput.

In the meantime, fabs are pursuing alternative inspection strategies for buried defect detection. A buried defect can alter its surroundings and cause a perturbation in the top pattern on the wafer. For the round channel holes, this perturbation may cause a ~10% change in critical dimension (CD), which is detectable by a high sensitivity wafer inspection system. Another inspection strategy to address buried defects uses a destructive etchback of the wafer to expose process issues such as under-etch defects, followed by a high sensitivity defect inspection.

In parallel to defect inspection, memory fab engineers deploy a variety of inline control strategies based on metrology, to investigate patterning topics such as profile, overlay and the process window. For both 3D NAND and DRAM, optical scatterometry measurements can provide limited structural information, but destructive lab techniques like TEM are the only methods of revealing the full profile shape. Non-destructive, fast measurements of the full HAR profile such as the channel hole or storage node capacitor are currently not available. Overlay requirements tend to be tighter for DRAM compared to 3D NAND since the storage node capacitor is built using double or triple patterning. Multi-patterning creates small dense features, which when paired with an aggressive HAR

packages.

BY GREGORY HALEY

Three-Way Race To 3D-ICs

Intel, TSMC, and Samsung are developing a broad set of technologies and relationships that will be required for the next generation of AI chips.

BY ED SPERLING

Packaging Fundamentals for Semiconductor Engineers

- Jack G on 3D-IC For The Masses
- Marc Greenberg on Implementing AI Activation Functions
- Dr. D. on Big Changes Ahead For Interposers And Substrates
- Dante on GPU Or ASIC For LLM Scale-Up?
- Gretchen Patti on What Exactly Are Chiplets And Heterogeneous Integration?
- Rob McCance on The Seven Pillars Of IC Package Physical Design
- Lullaby on Times Are Changing For EDA
- RF on Many Options For EUV Photoresists, No Clear Winner
- ETechBuy on Experimental Characterization Results and State-of-the-Art Device-Level Studies of DRAM Read Disturbance
- Fred Chen on Many Options For EUV Photoresists, No Clear Winner
- Chris McMahon (Director FA @ Broadcom) on Failure To Launch
- Alex Martin on Chiplets: A Technology, Not A Market
- Mark Nakamoto on What Exactly Is Multi-Physics?
- Andrew on Lines Blurring Between Supercomputing And HPC
- Jung Yoon on EUV's Future Looks Even Brighter
- Rishi Bhooshan on Signal Integrity Plays Increasingly Critical Role In Chiplet Design
- Mark Nesselhaus on Non-Traditional Design of Dynamic Logic Gates and Circuits with FDSOI FETs
- Fábio R. Pereira on Digital IC Bring-Up With A Bench-Top Environment
- Schwaja on Chiplets: Where Are We Today?
- Andrew Johnston on Strain, Stress In Advanced Packages Drives New Design Approaches
- Paul Egan on What's Missing From Predictions
- Dr Dev Gupta on Innovations Driving The Advanced Packaging Roadmap: Part One
- Kevin Cameron on The High But Often Unnecessary Cost Of Coherence
- Riko Radojic on Strain, Stress In Advanced Packages Drives New Design Approaches
- Raymond Doerr on Navigating Increased Complexity In Advanced Packaging
- Fred Chen on Key Technologies To



measurements of the raw data points such as the channel hole or storage node capacitor are currently not available. Overlay requirements tend to be tighter for DRAM compared to 3D NAND since the storage node capacitor is built using double or triple patterning. Multi-patterning creates small dense features, which when paired with an aggressive HAR etch process, make it challenging to establish the process window.⁴ This is an opportunity to apply the comprehensive process window discovery, expansion and control strategy shown in Figure 2, to help the fab team identify possible hotspot issues and effectively center their process window.⁵




Figure 2: Process window discovery, expansion and control strategy. The first step is to identify the design- and process-related sources of hotspots; the second step is to expand the process window through fab-wide process improvements, and the third step is to implement inspection and metrology to detect and control critical process variations over time.

All of these measurements create a fab-wide stream of data, which must be combined with intelligent data analytics to drive both process control loops and efficient engineering analysis.

Don't forget the edge

HAR structures near the edge of the wafer tend to have the most process control issues. To obtain the maximum yield possible, fab engineers must emphasize monitoring and control of the wafer edge, imposing denser sampling compared to the rest of the wafer.

New memory technologies

3D NAND and DRAM continue to advance, as the stacks get higher, and the features continue to shrink. Additionally, the quest to combine the capacity, cost and non-volatility of NAND with the higher speed found in DRAM has resulted in many new forms of memory in development. These new kinds of memory include phase-change memory (PCM), ferroelectric RAM (FeRAM), spin-transfer torque magneto-resistive RAM (STT-MRAM), resistive RAM (RRAM or ReRAM) and more.⁶

With the new technology evolving with advanced nodes in 3D NAND and DRAM, and the new process flows associated with novel memory types, fabs will need to keep adapting their process control strategies to continue ramping and yielding advanced memory devices.

References:

1. Sung-Kye Park, "Technology scaling challenge and future prospects of DRAM and NAND flash memory," Proc. of International Memory Workshop (IMW), 2015 IEEE International, May 2015.
2. LaPedus, "How to make 3D NAND," Semiconductor Engineering, May 23, 2016. <https://semiengineering.com/how-to-make-3d-nand/>
3. Thorsten Lill, "Overcoming Challenges in 3D NAND Volume Manufacturing," International Memory Workshop (IMW), 2017 IEEE International, May 2017.

Approaches

- Raymond Doerr on Navigating Increased Complexity In Advanced Packaging
- Fred Chen on Key Technologies To Extend EUV To 14 Angstroms
- Rob Pearson - RIT on Shortcutting Graduates' Path To Productivity In Manufacturing And Test
- Fred Chen on Is In-Memory Compute Still Alive?
- Jesse KO on Advanced Packaging Drives Test And Metrology Innovations
- Kumar on Auto Chip Aging Accelerates In Hot Climates
- Dinesh Kumar on Redefining XPU Memory For AI Data Centers Through Custom HBM4: Part 1
- Ted Wilson on Goal-Driven AI
- Art Scott (Earth ICT, SPC) on Goal-Driven AI
- Santanu on Rethinking Engineering Education In The U.S.
- JOH-POYO on FOPLP Gains Traction In Advanced Semiconductor Packaging
- Dr. Dev Gupta on One Chip Vs. Many Chiplets
- Gregory Johnson on Analysis Of Multi-Chiplet Package Designs And Requirements For Production Test Simplification
- Theodore Wilson on Shift Left Is The Tip Of The Iceberg
- Sanil Shankar on Is PPA Relevant Today?
- MIHAI BUTA on Managing The Huge Power Demands Of AI Everywhere
- A Duck on Batteries Look Beyond Lithium
- atharva on 2D Semiconductors Make Progress, But So Does Silicon
- Allan Cox on Big Changes Ahead For Analog Design
- S on Hardware Acceleration Approach for KAN Via Algorithm-Hardware Co-Design
- AI Research Scientist on Hardware Acceleration Approach for KAN Via Algorithm-Hardware Co-Design
- Paul Karazuba on A Buyers Guide To An NPU
- Ramesh Sharma on How Die Dimensions Challenge Assembly Processes
- Gan Future on Week In Review: Design, Low Power
- Roseann Johnson on Transitioning To Photonics
- Mohammed Fahad on A Power-First Approach



- 23, 2016. <https://semiengineering.com/how-to-make-3d-nand/>
3. Thorsten Lill, "Overcoming Challenges in 3D NAND Volume Manufacturing," International Memory Workshop (IMW), 2017 IEEE International, May 2017.
4. LaPedus, "1xnm DRAM Challenges," Semiconductor Engineering, Feb. 18, 2016. <http://semiengineering.com/1xnm-dram-challenges/>
5. Cross, "Process Window Discovery and Control," Semiconductor Engineering, Dec. 18, 2017. <https://semiengineering.com/process-window-discovery-and-control/>
6. Brian Bailey, "New Memories and Architectures Ahead," Semiconductor Engineering, Feb. 13, 2017. <https://semiengineering.com/new-memories-and-architectures-ahead/>

Janay Camp is the technical communications manager at KLA-Tencor.

TAGS: 3D NAND ETCH HIGH ASPECT RATIO INLINE MONITORING INSPECTION KLA-TENCOR
MEMORY METROLOGY NAND PROCESS CONTROL

Mark Shirey (all posts)

Mark Shirey is vice president of marketing and applications at KLA-Tencor.

Leave a Reply

Comment *

Name*

(Note: This name will be displayed publicly)

Email*

(This will not be displayed publicly)

Post Comment

- Design, Low Power
- Roseann Johnson on Transitioning To Photonics
 - Mohammedd Fahad on A Power-First Approach
 - Bhavana Dhene on Promises and Perils of Parallel Test
 - Lou Covey on New AI Processors Architectures Balance Speed With Efficiency
 - Liz Allan on Early STEM Education Key To Growing Future Chip Workforce
 - JML on Early STEM Education Key To Growing Future Chip Workforce
 - Henley on A Buyers Guide To An NPU
 - Joe L on Chip Industry Week In Review
 - Graham Allan on GDDR7: The Ideal Memory Solution In AI Inference
 - David Weary on Achieving Zero Defect Manufacturing Part 2: Finding Defect Sources
 - Russell Klein on Fantastical Creatures
 - Erik Jan Marinissen on 3.5D: The Great Compromise
 - Vakyu on Fantastical Creatures
 - Steve Hayden (Linkedin). on AI/ML's Role In Design And Test Expands
 - Lincoln B on Blog Review: Aug. 7
 - Ravi on What's Next For Emulation
 - Laura Peters on Key Technologies To Extend FLIV To 14 Angstroms



INTERNET ARCHIVE

Wayback Machine

20 Aug 2020 - 21 Jun 2025

7 captures

https://semiengineering.com/digging-deep-into-high-aspect-ratio-process-control-for-memory-technology/

Go

MAY 2024

JUN 21 2025

JUL

7: The Ideal

About this capture

TAGS: 3D NAND ETCH HIGH ASPECT RATIO INLINE MONITORING INSPECTION KLA-TENCOR

MEMORY METROLOGY NAND PROCESS CONTROL

Mark Shirey (all posts)

Mark Shirey is vice president of marketing and applications at KLA-Tencor.

Leave a Reply

Comment *

Name*

(Note: This name will be displayed publicly)

Email*

(This will not be displayed publicly)

Post Comment

David Weary on Achieving Zero Defect Manufacturing Part 2: Finding Defect Sources

Russell Klein on Fantastical Creatures

Erik Jan Marinissen on 3.5D: The Great Compromise

Vakyu on Fantastical Creatures

Steve Hayden (Linkedin). on AI/ML's Role In Design And Test Expands

Lincoln B on Blog Review: Aug. 7

Ravi on What's Next For Emulation

Laura Peters on Key Technologies To Extend FLUV To 14 Angstroms

Chip Industry Week in Review

The SE Staff

Examining Mechanical Deformation...

Sandy Wen

SEMICONDUCTORENGINEERING

ABOUT

About us

Contact us

Advertising on SemiEng

Newsletter SignUp

NAVIGATION

Homepage

Special Reports

Systems & Design

Low Power-High Perf

Manufacturing, Packaging & Materials

Test, Measurement & Analytics

Auto, Security & Pervasive Computing

CONNECT WITH US

Facebook

Twitter @semiEngineering

LinkedIn

YouTube

Copyright ©2013-2025 SMG | Terms of Service | Privacy Policy

Document title: Digging Deep Into High Aspect Ratio Process Control For Memory Technology

Capture URL: <https://web.archive.org/web/20250621011306/https://semiengineering.com/digging-deep-into-high-aspect-ratio-process-control-for-memory-technology/>

Page loaded at (UTC): Fri, 15 Aug 2025 09:38:44 GMT

Capture timestamp (UTC): Fri, 15 Aug 2025 09:39:33 GMT

Capture tool: 10.59.0

Collection server IP: 54.145.42.72

Browser engine: Mozilla/5.0 (X11; Linux x86_64) AppleWebKit/537.36 (KHTML, like Gecko) Chrome/138.0.7204.97 Safari/537.36

Operating system: Linux (Node 22.17.0)

PDF length: 7

Capture ID: cxVCpegwmjUYDpASmpvfZG

Display Name: Alan.Man