

MANUFACTURING, PACKAGING & MATERIALS

SPONSOR BLOG

Creating Higher Density 3D NAND Structures

7 Shares

Identify the manufacturing issues associated with increased 3D NAND density to make the best tradeoffs and avoid structural collapse.

FEBRUARY 21ST, 2019 - BY: TIMOTHY YANG



3D NAND flash memory has enabled a new generation of non-volatile solid-state storage useful in nearly every electronic device imaginable. 3D NAND can achieve data densities exceeding those of 2D NAND structures, even when fabricated on later generation technology nodes. The methods used to increase storage capacity come with potentially significant tradeoffs in memory storage, structural stability, and electrical characteristics. This post will discuss the manufacturing challenges of 3D NAND structures, as well as techniques to advance the data density of 3D NAND devices, studied in our recent work.

3D NAND devices and their operating principles

3D NAND devices consist of three major components: channel areas where data is stored, which orthogonally pierce an alternating stack of conductors and insulating layers; a "staircase" to access each word line of the aforementioned layers; and slit trenches to isolate the channels connected to bit lines. A cutaway of a 3D NAND stack is shown below (left), alongside a schematic (right):

Fig 1

Wedge Cutaway of 3DNAND stack

Schematic




Figure 1: Wedge Cutaway and Schematic - 3D NAND Device

Charge trap type 3D NAND structures like the one shown above use an alternating stack of W and SiO2 with a vertical cylindrical channel that perforates the entire stack. Data is written or erased when a voltage is

TECHNICAL PAPERS

The Severity Of Test Escapes And SDCs Caused By Them (Google)

AUGUST 15, 2025 BY TECHNICAL PAPER LINK

LtRAM And StRAM: Specialized Memory Architectures Leveraging Workload-Specific Access Characteristics (Stanford, Microsoft)

AUGUST 12, 2025 BY TECHNICAL PAPER LINK

In-NAND Self-Encryption Architecture In A 4D-NAND Structure (DGIST, Georgia Tech Et Al.)

AUGUST 12, 2025 BY TECHNICAL PAPER LINK

Low-Latency Interconnect For Close-Coupled On-Chip Communication With Error Correction Code Protection (ETH Zurich)

AUGUST 11, 2025 BY TECHNICAL PAPER LINK

Noise Margin Enhancing ULVR SRAM Cell (Tokyo Institute Of Technology)

AUGUST 6, 2025 BY TECHNICAL PAPER LINK

Knowledge Centers

Entities, people and technologies explored

LEARN MORE

RELATED ARTICLES

Chip Industry Week In Review

AI export rule to be scrapped; SEMI, EU request; Cadence, Nvidia supercomputer; AI co-

SPONSORS



STANDARDS/ORGANIZATIONS



NEWSLETTER SIGNUP

Email *

Email

SUBSCRIBE

POPULAR TAGS



RECENT COMMENTS

- Fred Chen on Laser-Focused Results: Improving EUV Line Edge YMTC Exhibit 2034 Micron v. YMTC IPR2025-00191 Ex. 2034-001



Figure 1: Wedge Cutaway and Schematic – 3D NAND Device

Charge trap type 3D NAND structures like the one shown above use an alternating stack of W and SiO₂ with a vertical cylindrical channel that perforates the entire stack. Data is written or erased when a voltage is applied to a word line, and the electrons tunnel from the channel to the SiN charge trap layer.

The storage capacity challenge

While storage capacity is most easily increased by adding more layers to the stack, significant challenges arise as the stack gains height. The usable area for the channel is reduced, as shown below:

Fig. 2

Staircase profile




Figure 2: Staircase Span of 3D NAND stack. Adding layers to increase storage density requires additional staircase steps to access each layer. With each additional step, the usable channel area (indicated by the blue arrow) is reduced, since the volume underneath the staircase is unusable.

As the height of the “staircase” grows larger, the usable space decreases. An additional challenge is posed by the removal, in certain types of 3D NAND, of sacrificial layers in between the “steps” of the staircase. These layers are removed by wet etching to create room for an atomic layer deposition later in the fabrication process; thus, a large staircase means much longer, isolated layers suspended in thin air—and the possibility of structural collapse:

Fig. 3



Figure 3: SiN sacrificial layer issues. Removal of SiN is required to create the ONON stack 3D structure in a 3D NAND. The left diagram displays a 20~30 nm thick SiO₂ layer bridged over a 500 nm distance. With larger staircases (see right diagram), the oxide layer spans a greater dimension and there is a danger of layer collapse.

Partitioning the steps allows the insertion of more word line contact vias into the step structure and leads to a more compact staircase without this danger [2]. However, since all channels must be electrically separated, the number of accessible channels depends on the minimum wire pitch that can fit inside the channel pitch (if each channel has its own wire). With the fabrication techniques available right now (late 2018 / early 2019), this limits the number to about four channels

Chip Industry Week In Review

AI export rule to be scrapped; SEMI, EU request; Cadence, Nvidia supercomputer; AI co-processor; Imagination's new GPU; semi sales up; imec, TNO photonics lab; NSF key to national security; flexible packaging control system; SiConic test engineering; USB 4 support; SiC JFETS; magnetic behavior in hematite.

BY THE SE STAFF

Chip Industry Week In Review

EDA export controls; Synopsys-Ansys divest requirements; SIA Factbook; McKinsey effects of tariffs; ASE's fan-out bridge; earnings; TSMC's design center; China's legacy chips play; AMD's optical acquisition.

BY THE SE STAFF

Chip Industry Week In Review

AI chip sales to China resume; TSMC accelerates U.S. production; Synopsys-Ansys done deal; Chinese espionage; Nikon's new litho system; SiC, GaN buildout; CPO market; rowhammer attack on GPUs; Q2 startup funding; Softbank's agentic AI plans; new TGV glass substrate.

BY THE SE STAFF

RISC-V's Increasing Influence

Does the world need another CPU architecture when that no longer reflects the typical workload? Perhaps not, but it may need a bridge to get to where it needs to be.

BY BRIAN BAILEY

Chip Industry Week In Review

IC, AI global ranking; China's fully automated IC design system; Micron goes bigger; PCIe 7.0 spec; TSMC-Tokyo joint lab; panel-level packaging win; first neuromorphic compute system; GAA forssheets; AMD's new GPUs.

BY THE SE STAFF

Power Delivery Challenges For AI Chips

Rising power densities and new architectures are forcing a rethinking of interconnects, materials, and thermal management.

RECENT COMMENTS

- Fred Chen on Laser-Focused Results: Improving EUV Line Edge Roughness With Ion Beam Etching
- Fred Chen on Many Options For EUV Photoresists, No Clear Winner
- Amba Prasad on Advanced Packaging Fundamentals for Semiconductor Engineers
- Shakir Ullah on The Race To Replace Silicon
- Hwaiyu Geng, P.E. on Accelerating Semiconductor Process Development Using Virtual Design Of Experiments
- Larry Gus Christiansen on Reducing Risk In The Semiconductor Supply Chain
- Vikas Sharma on RTL Signoff vs. Functional Signoff: What's The Difference?
- Simone on Crisis Ahead: Power Consumption In AI Data Centers
- Ron Lavallee on Can Today's Processor Architectures Be More Efficient?
- Rashid on Can Today's Processor Architectures Be More Efficient?
- Joseph Fjelstad on When Can I Buy A Chiplet?
- Craig Lytle on Can Today's Processor Architectures Be More Efficient?
- Partha Thirumalai on Cognichip: Using AI To Speed Complex Chip Design
- Gopal raju on Advanced Packaging Fundamentals for Semiconductor Engineers
- Lawrence Kushner on Democratizing Design: How The CHIPS Act Is Reshaping EDA And Semiconductor Innovation
- Ken Rygler on Disruptive Changes Ahead For Photomasks?
- Jan Hoppe on Need For KGD Drives Singulated Die Screening
- B.S. DeepakSubramanyan on HBM Roadmap: Next-Gen High-Bandwidth Memory Architectures (KAIST's TERALAB)
- Dr. Subhash L. Shinde , Booz Allen, Ex. Univ. of Notre Dame, Ex. Sandia National Labs., Ex. IBM. on The Race To Glass Substrates
- Traian MUNTEAN (Honorary Professor) on A Balanced Approach To Verification
- Amba Prasad on HBM Roadmap: Next-Gen High-Bandwidth Memory



Partitioning the steps allows the insertion of more word line contact vias into the step structure and leads to a more compact staircase without this danger [2]. However, since all channels must be electrically separated, the number of accessible channels depends on the minimum wire pitch that can fit inside the channel pitch (if each channel has its own wire). With the fabrication techniques available right now (late 2018 / early 2019), this limits the number to about four channels.




Figure 4: Tiered Staircase Structure. Left diagram: Using fabrication techniques available at the time of this writing (2018), this limits the channel area to about 4 channels. Right diagram: A more extreme example, where 4 steps are tiered into the structure.

However, a wider stack—desirable for the lower number of slits it requires—may contain more than four channels, which then need to be separated into periodic groups. Groups of channels may be separated by using an etch process to perforate a subset of the layers, effectively using several layers of floating gates as a selector transistor:

1 stack with 12 layers
4 x 8 channel area




Figure 5: The left diagram shows the most extreme case of consolidating 4 stacks together in a 12-layer configuration using a 4-tier staircase. The right diagram shows channel and Bit Line Contacts.

Analyzing the effect of support columns

The complexity of the manufacturing processes involved in creating 3D NAND make it difficult to understand all of the tradeoffs in storage capacity, stability, and changes in other properties resulting from more layers in the stack, step partitioning, or layer perforation. A virtual process model, shown below, simulates the proposed fabrication steps.

[SEMulator3D](#) was used to test the outcome of added support columns and different dimensions of contact vias. The added columns, whose holes are etched and then filled with SiO₂, support the structure during the removal of the sacrificial material between the staircase layers:

Support columns (side view)



Support columns (isometric view)



Power Delivery Challenges For AI Chips

Rising power densities and new architectures are forcing a rethinking of interconnects, materials, and thermal management.

BY GREGORY HALEY

Tape-Out Failures Are The Tip Of The Iceberg

As the success rate for the semiconductor industry declines, it may be time to rethink our priorities.

BY BRIAN BAILEY

Co-Packaged Optics Reaches Power Efficiency Tipping Point

But blazing fast data speeds come with significant manufacturing challenges.

BY LAURA PETERS

Ex. Sandia National Labs., Ex. IBM. on The Race To Glass Substrates

- Traian MUNTEAN (Honorary Professor) on A Balanced Approach To Verification
- Amba Prasad on HBM Roadmap: Next-Gen High-Bandwidth Memory Architectures (KAIST's TERALAB)
- sam on HBM Roadmap: Next-Gen High-Bandwidth Memory Architectures (KAIST's TERALAB)
- Lentz on Agentic AI In Chip Design
- adam on RISC-V's Increasing Influence
- Jon Taylor on RISC-V's Increasing Influence
- Roi Mit on The DAC Valuation
- Janis Robin Schamberger on Chip Industry Week In Review
- Rashid Kukkady on New Data Center Protocols Tackle AI
- Peter Bennet on The DAC Valuation
- Dan Ganousis on Optimizing Data Movement
- DFTguy on Revolutionizing Semiconductor Development With GPU-Enhanced Atomistic Modeling
- 1945x on Laser-Focused Results: Improving EUV Line Edge Roughness With Ion Beam Etching
- Jason Kennerly on Many Options For EUV Photoresists, No Clear Winner
- Marc Swinnen on Development Flows For Chiplets
- Warren Savage on Development Flows For Chiplets
- N. L. Kamaruzzaman on Security Risks Mount For Aerospace, Defense Applications
- IT ON Three-Way Race To 3D-ICs
- Marzieh SalarRahimi on Advanced Packaging Fundamentals for Semiconductor Engineers
- Harry Foster on Tape-Out Failures Are The Tip Of The Iceberg
- Brian Bailey on Tape-Out Failures Are The Tip Of The Iceberg
- Purple music on Tape-Out Failures Are The Tip Of The Iceberg
- Messika on Tape-Out Failures Are The Tip Of The Iceberg
- AI on Tape-Out Failures Are The Tip Of The Iceberg
- Svetlana Morozova ON GPU Analysis Identifying Performance Bottlenecks That Cause Throughput Plateaus In Large-Batch Inference
- universitywafer on Advancements In Silicon Device Technology And Design Driving New SLM Monitor Categories
- Dr. Dev Gupta on Packaging With Fewer People And Better Results



are etched and then filled with SiO₂, support the structure during the removal of the sacrificial material between the staircase layers:




Figure 6: 3D NAND Support Structures. Side and isometric view showing the support structures. The right diagram has SiO₂ sections colored white for clarity. The SiO₂ columns perforate the staircase structure all the way to the substrate.

[Electrical analyses](#) performed on the Simulator3D model study an isolated a word line layer and simulate the effect of column size on resistance, as well as word line capacitance (in the right-hand plot, hole diameter refers to column width):




Figure 7: Modeled Resistance and Capacitance Values. Left: Isolated word line layer for electrical measurements. Right: Capacitance and resistance are plotted.

Enlarging support columns provides improved structural stability but increases word line resistance and uses additional space. Therefore, it appears to be beneficial to minimize the size and number of support columns as much as the structural integrity of the device will allow.

Conclusion

This study demonstrates a real-life process model of a tiered, 3D NAND staircase structure and the virtual fabrication used to improve understanding of the tradeoffs in using support columns to enhance the structural stability of high density storage structures. To learn more about 3D NAND technology and methods to improve the data density of these devices, please [download the detailed white paper](#).

References:

- [1] "On the go with SONOS" IEEE Circuits and Devices Magazine (Volume: 16, Issue: 4, Jul 2000)
- [2] "Apparatuses including stair-step structures and methods of forming the same" US Patent US20120306089A1
- [3] "A novel double-density single gate vertical channel (SGVC) 3D NAND" 2015 IEEE International Electron Devices Meeting (IEDM)
- [4] "3D NAND Flash Based on Planar Cells" Computers, Vol 6, 28 (2017)

- Large-Batch Inference
- [universitywafer](#) on Advancements In Silicon Device Technology And Design Driving New SLM Monitor Categories
- [Dr. Dev Gupta](#) on Packaging With Fewer People And Better Results
- [Michael Current](#) on Advanced Packaging Fundamentals for Semiconductor Engineers
- [Jack G](#) on 3D-IC For The Masses
- [Marc Greenberg](#) on Implementing AI Activation Functions
- [Dr. D.](#) on Big Changes Ahead For Interposers And Substrates
- [Dante](#) on GPU Or ASIC For LLM Scale-Up?
- [Gretchen Patti](#) on What Exactly Are Chiplets And Heterogeneous Integration?
- [Rob McCance](#) on The Seven Pillars Of IC Package Physical Design
- [Lullaby](#) on Times Are Changing For EDA
- [RF](#) on Many Options For EUV Photoresists, No Clear Winner
- [ETechBuy](#) on Experimental Characterization Results and State-of-the-Art Device-Level Studies of DRAM Read Disturbance
- [Fred Chen](#) on Many Options For EUV Photoresists, No Clear Winner
- [Chris McMahon \(Director FA @ Broadcom\)](#) on Failure To Launch
- [Alex Martin](#) on Chiplets: A Technology, Not A Market
- [Mark Nakamoto](#) on What Exactly Is Multi-Physics?
- [Andrew](#) on Lines Blurring Between Supercomputing And HPC
- [Jung Yoon](#) on EUV's Future Looks Even Brighter
- [Rishi Bhooshan](#) on Signal Integrity Plays Increasingly Critical Role In Chiplet Design
- [Mark Nesselhaus](#) on Non-Traditional Design of Dynamic Logic Gates and Circuits with FDSOI FETs
- [Fábio R. Pereira](#) on Digital IC Bring-Up With A Bench-Top Environment
- [Schwaja](#) on Chiplets: Where Are We Today?
- [Andrew Johnston](#) on Strain, Stress In Advanced Packages Drives New Design Approaches
- [Paul Egan](#) on What's Missing From Predictions
- [Dr Dev Gupta](#) on Innovations Driving The Advanced Packaging Roadmap: Part One
- [Kevin Cameron](#) on The High But Often Unnecessary Cost Of Coherence
- [Riko Radojcic](#) on Strain, Stress In



the same” US Patent US20120306089A1

[3] “A novel double-density single gate vertical channel (SGVC) 3D NAND”
2015 IEEE International Electron Devices Meeting (IEDM)

[4] “3D NAND Flash Based on Planar Cells” Computers, Vol 6, 28 (2017)

7 Shares 

TAGS: 3D NAND COVENTOR LAM RESEARCH MANUFACTURING MEMORY
PROCESS MODELING

Timothy Yang (all posts)

Timothy Yang is a senior semiconductor process & integration engineer in the Semiverse Solutions group at Lam Research. Prior to his work at Lam, Yang worked at Tokyo Electron developing etch schemes, post lithography pattern improvement techniques, process flow control for SADP and SAQP patterning applications, and EUV and immersion lithography photoresist technology. Yang received his B.S. degree in physics from UCLA, an M.S. degree in Material Science from the Chiba Institute of Technology, and a Ph.D. degree in Material Science from Tohoku University.

Leave a Reply

Comment *

Name*

(Note: This name will be displayed publicly)

Email*

(This will not be displayed publicly)

☐ I'm not a robot


reCAPTCHA
[Privacy](#) - [Terms](#)

Post Comment

Predictions

- Dr Dev Gupta on Innovations Driving The Advanced Packaging Roadmap: Part One
- Kevin Cameron on The High But Often Unnecessary Cost Of Coherence
- Riko Radojcic on Strain, Stress In Advanced Packages Drives New Design Approaches
- Raymond Doerr on Navigating Increased Complexity In Advanced Packaging
- Fred Chen on Key Technologies To Extend EUV To 14 Angstroms
- Rob Pearson - RIT on Shortcutting Graduates' Path To Productivity In Manufacturing And Test
- Fred Chen on Is In-Memory Compute Still Alive?
- Jesse KO on Advanced Packaging Drives Test And Metrology Innovations
- Kumar on Auto Chip Aging Accelerates In Hot Climates
- Dinesh Kumar on Redefining XPU Memory For AI Data Centers Through Custom HBM4: Part 1
- Ted Wilson on Goal-Driven AI
- Art Scott (Earth ICT, SPC) on Goal-Driven AI
- Santanu on Rethinking Engineering Education In The U.S.
- JOH-POYO on FOPLP Gains Traction In Advanced Semiconductor Packaging
- Dr. Dev Gupta on One Chip Vs. Many Chiplets
- Gregory Johnson on Analysis Of Multi-Chiplet Package Designs And Requirements For Production Test Simplification
- Theodore Wilson on Shift Left Is The Tip Of The Iceberg
- Sanil Shankar on Is PPA Relevant Today?
- MIHAI BUTA on Managing The Huge Power Demands Of AI Everywhere
- A Duck on Batteries Look Beyond

The Severity Of Test Escapes And...
Technical Paper Link

AI, From A To Z
Ed Sperling

SEMICONDUCTORENGINEERING



the Semiverse Solutions group at Lam Research. Prior to his work at Lam, Yang worked at Tokyo Electron developing etch schemes, post lithography pattern improvement techniques, process flow control for SADP and SAQP patterning applications, and EUV and immersion lithography photoresist technology. Yang received his B.S. degree in physics from UCLA, an M.S. degree in Material Science from the Chiba Institute of Technology, and a Ph.D. degree in Material Science from Tohoku University.

Leave a Reply

Comment *

Name*

(Note: This name will be displayed publicly)

Email*

(This will not be displayed publicly)

☐

I'm not a robot


reCAPTCHA
[Privacy](#) - [Terms](#)

Post Comment

- Graduates' Path To Productivity In Manufacturing And Test
- Fred Chen on Is In-Memory Compute Still Alive?
- Jesse KO on Advanced Packaging Drives Test And Metrology Innovations
- Kumar on Auto Chip Aging Accelerates In Hot Climates
- Dinesh Kumar on Redefining XPU Memory For AI Data Centers Through Custom HBM4: Part 1
- Ted Wilson on Goal-Driven AI
- Art Scott (Earth ICT, SPC) on Goal-Driven AI
- Santanu on Rethinking Engineering Education In The U.S.
- JOH-POYO on FOPLP Gains Traction In Advanced Semiconductor Packaging
- Dr. Dev Gupta on One Chip Vs. Many Chiplets
- Gregory Johnson on Analysis Of Multi-Chiplet Package Designs And Requirements For Production Test Simplification
- Theodore Wilson on Shift Left Is The Tip Of The Iceberg
- Sanil Shankar on Is PPA Relevant Today?
- MIHAI BUTA on Managing The Huge Power Demands Of AI Everywhere
- A Duck on Batteries Look Beyond

The Severity Of Test Escapes And...
Technical Paper Link

AI, From A To Z
Ed Sperling

SEMICONDUCTORENGINEERING

ABOUT

- About us
- Contact us
- Advertising on SemiEng
- Newsletter SignUp

NAVIGATION

- Homepage
- Special Reports
- Systems & Design
- Low Power-High Perf
- Manufacturing, Packaging & Materials
- Test, Measurement & Analytics
- Auto, Security & Enabling Technologies

CONNECT WITH US

- Facebook
- Twitter @semiEngineering
- LinkedIn
- YouTube



Document title:	Creating Higher Density 3D NAND Structures
Capture URL:	https://semiengineering.com/creating-higher-density-3d-nand-structures/
Page loaded at (UTC):	Fri, 15 Aug 2025 17:47:20 GMT
Capture timestamp (UTC):	Fri, 15 Aug 2025 17:48:31 GMT
Capture tool:	10.59.0
Collection server IP:	54.145.42.72
Browser engine:	Mozilla/5.0 (X11; Linux x86_64) AppleWebKit/537.36 (KHTML, like Gecko) Chrome/138.0.7204.97 Safari/537.36
Operating system:	Linux (Node 22.17.0)
PDF length:	7
Capture ID:	u4PG8gXifF7PpatEhcK3GT
Display Name:	dani.green