

1 UNITED STATES PATENT AND TRADEMARK OFFICE

2
3 BEFORE THE PATENT TRIAL AND APPEAL BOARD

4
5 ARM LTD., MEDIATEK INC,

6 Petitioners,

7 v.

8 DAEDALUS PRIME LLC,

9 Patent Owner.

10
11 Case No.: IPR2025-00207

12 U.S. Patent No. 8,984,228

13
14 DEPOSITION OF MARWAN HASSUON, PH.D.

15 Via Zoom Videoconference

16 Wednesday, November 12, 2025

17
18
19
20 Stenographically Reported by:

21 JUSTYNE N. JOHNSON

22 RPR, CSR. No. 14301

23 Job No. 608607

24 Pages 1-88

25

1 The Deposition of MARWAN HASSUON, PH.D., was taken on
2 behalf of Patent Owner, all parties appearing remotely via
3 Zoom videoconference, beginning at 10:04 a.m., Pacific
4 time, on November 12, 2025, before JUSTYNE JOHNSON, RPR,
5 Certified Shorthand Reporter No. 14301.

6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

1 APPEARANCES:

2
3 FOR PATENT OWNER:

4 ASCENDA LAW GROUP, PC

5 BY: TAREK N. FAHMI, ESQ.

6 Attorney at Law

7 2010 North First Street

8 Suite 420

9 San Jose, California 95131

10 408.799.0612

11
12 FOR PETITIONERS:

13 DUANE MORRIS, LLP

14 BY: KEVIN P. ANDERSON, ESQ.

15 Attorney at Law

16 901 New York Avenue NW

17 Suite 700 East

18 Washington, D.C. 20001

19 202.776.7800

20
21 ALSO PRESENT:

22 Justin Ramirez-Hale, Exhibit Technician

23

24

25

Transcript of Marwan Hassoun, Ph.D.
Conducted on November 12, 2025

4

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

INDEX

WITNESS EXAMINATION

MARWAN HASSUON, PH.D.

BY MR. FAHMI.....8

EXHIBITS PREMARKED

EXHIBIT	DESCRIPTION	PAGE
EXHIBIT 1001	United States Patent No. 8,984,228	35
EXHIBIT 1003	Declaration of Marwan Hassoun, Ph.D., under 37 C.F.R. 1.68 in support of petition for inter partes review of U.S. Patent No. 8,984,228	30
EXHIBIT 1004	Curriculum Vitae of Dr. Marwan Hassoun	15
EXHIBIT 1005	United States Patent No. 7,805,575	51
EXHIBIT 1006	Article on IBM POWER7 multicore server processor from May/June 2011	71
EXHIBIT 1007	United States Patent Application Publication No. US 2011/0219188 A1	17

1 EXHIBIT 1008 United States Patent 26
2 Application Publication
3 No. US 2008/0126750 A1
4

5 INFORMATION TO BE SUPPLIED
6 (None)
7

8 WITNESS INSTRUCTED NOT TO ANSWER
9 (None)
10

11 TRANSCRIPT REQUESTED TO BE MARKED
12 (None)
13
14
15
16
17
18
19
20
21
22
23
24
25

November 12, 2025 | 10:04 a.m.

EXHIBIT TECHNICIAN: Thank you to everyone for attending this proceeding remotely, which we anticipate will run smoothly. Please remember to speak slowly and do your best not to talk over one another. Please be aware that we are recording this proceeding for backup purposes.

Any off-the-record discussions should be had away from the computer. Please remember to mute your mic for those conversations. Please have your video enabled to help the reporter identify who is speaking. If you are unable to connect with video and are connecting via phone, please identify yourself each time before speaking. We will provide a complementary, unedited recording of this deposition with the purchase of a transcript.

I apologize in advance for any technical-related interruptions. Thank you.

THE STENOGRAPHER: One moment.

MR. ANDERSON: I think the witness is trying to speak, but I don't hear anything from the witness. Can anybody else hear?

MR. FAHMI: No.

THE WITNESS: The headphones. How about now?

MR. ANDERSON: Okay. We can hear you now. Yeah.

1 THE WITNESS: I'll stick with this.

2 THE STENOGRAPHER: One moment.

3 Good morning. We are going on the record at
4 10:04 a.m., on Wednesday, November 12, 2025, in the matter
5 of Arm Ltd., v. Daedalus Prime LLC, in the matter of
6 IPR2025-00207. Today's deposition is taking place
7 remotely via Zoom videoconference.

8 My name is Justyne Johnson. I am a California
9 certified shorthand reporter representing the firm Planet
10 Depos, and my certification number is 14301. The deponent
11 is Marwan Hassoun, Ph.D.

12 Counsel, can you please introduce yourselves.

13 MR. FAHMI: Good morning. This is Tarek Fahmi on
14 behalf of the patent owner, Daedalus Prime.

15 MR. ANDERSON: And this is Kevin Anderson from
16 Duane Morris on behalf of the Arm petitioner.

17 THE STENOGRAPHER: Dr. Hassoun, can you raise
18 your right hand, please?

19

20 MARWAN HASSOUN, PH.D.,
21 having first been sworn by the Certified Shorthand
22 Reporter, was examined and testified as follows:

23 THE WITNESS: I do.

24 THE STENOGRAPHER: Go ahead, sir.

25 MR. FAHMI: Thank you.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

EXAMINATION

BY MR. FAHMI:

Q Good morning, Dr. Hassoun. Thank you for appearing for deposition today. Can you hear me okay?

A I can hear you fine.

Q Great. As I mentioned, my name's Tarek Fahmi. I'll be taking today's deposition, and I represent the patent owner, Daedalus Prime.

And as the court reporter mentioned, we're here today in connection with Inter Partes Review Number 2025-00207 in the U.S. Patent and Trademark Office, and that concerns U.S. Patent 8,984,228.

You provided a declaration in connection with this proceeding; is that right?

A Yes.

Q Have you ever given deposition testimony in a proceeding such as this before, Dr. Hassoun?

A Yes.

Q More than once?

A Yes.

Q I'll just remind you of a couple things, then. During today's deposition, I'll be asking a series of questions. And if at any time you either didn't hear a question or didn't understand it, just let me know. I'll be happy to repeat it or try to clarify it, if needed.

1 Is that okay?

2 A Yes.

3 Q And as you're doing, if you would please wait
4 until I finish asking the question before you give your
5 answer, I'll try and do likewise and wait until you've
6 finished your answer before asking another question. That
7 way the court reporter has an easier time taking down what
8 each of us is saying.

9 Is that all right?

10 A Yes.

11 Q Do you have any materials in the room with you
12 today, Dr. Hassoun?

13 A What I have is on the computer. Mr. Anderson
14 asked me -- sent me all the clean copies of all the
15 exhibits. So that's what I have on my desktop.

16 Q Okay. Those are the exhibits that are referenced
17 in your declaration; is that right?

18 A Yes. I'm not sure every one of them was, but
19 there are a list of exhibits that Mr. Anderson sent me.

20 Q Okay. Can you let me know what those are,
21 please?

22 A So I have Exhibit 1001, 1002, -3, -4 -- okay.
23 Let me keep going. -18, -19... all the way through -24.
24 So Exhibits 1001 through Exhibits 1024. And then I have
25 IPR2025 -- there -- there's that warn -- the fire alarm, I

1 was saying. I think we're going to have to take a
2 15-minute break. I apologize.

3 MR. FAHMI: No problem, sir. We'll break until
4 you're back.

5 THE WITNESS: Thanks.

6 MR. FAHMI: Let's go off the record.

7 THE STENOGRAPHER: Off the record at 10:09 a.m.
8 (Off the record.)

9 THE STENOGRAPHER: Back on the record at
10 10:14 a.m.

11 MR. FAHMI: Thank you.

12 BY MR. FAHMI:

13 Q Dr. Hassoun, when we broke, you were telling us
14 the list of materials that you have on the computer. I
15 think you'd indicated that you had Exhibits 1001 through
16 1024, and then there were some other materials that you
17 just started to mention.

18 A Okay. So the next one is IPR2025-00207 order
19 institution.PDF. The next one is IPR2025-00207 order
20 vacating denial.PDF, and then I have P9 IPR2025-00207
21 petitioner's response patent owner's request for disce- --
22 discretionary denial of institution.PDF, and the last one
23 is petition for inter partes review of U.S. Patent Number
24 8984228.PDF.

25 Q Thank you. Are those documents unmarked, meaning

1 there's no annotations or anything like that?

2 A To my knowledge, yes, these are clean. I did not
3 open them yet.

4 Q Okay. And to your knowledge, they're true and
5 correct copies of the documents that are on file with the
6 USPTO; is that right?

7 A To the best of my knowledge as they are presented
8 to me.

9 Q Is there anyone else in the room with you today,
10 Dr. Hassoun?

11 A No.

12 Q Okay. Just a reminder that during today's
13 deposition, you should not have any side channel
14 communications with anyone, including Mr. Anderson,
15 meaning no side channel communications on a chat or
16 instant message, or anything like that.

17 Do you understand?

18 A Understood.

19 Q And while you're providing testimony today, you
20 should not discuss the substance of your testimony with
21 anyone, including Mr. Anderson, even during the break. Do
22 you understand?

23 A Yes.

24 Q Is there any reason why you cannot give your full
25 and honest and complete testimony in this proceeding

1 today?

2 A No.

3 Q If at any time you need to take a break, just let
4 us know, and we'll be happy to pause. Otherwise, if
5 you're ready, we'll get started. Is that okay?

6 A Yes.

7 Q Can you tell me your current affiliations with
8 any academic or private industry organizations?

9 A Sure. I have an appointment at MIT, a
10 Massachusetts Institute of Technology. I'm the director
11 of partnerships for the Sandbox Innovation Fund. That's
12 my academic affiliation.

13 I also am the president of Intellectual
14 Inspiration, which is my own consulting firm. And it's --
15 that's a d/b/a. Official name of the company is Green
16 Semiconductor Incorporated.

17 (Mr. Ramirez-Hale left the videoconference.)

18 THE STENOGRAPHER: The technician just left.
19 Should we go off the record?

20 (Mr. Ramirez-Hale joined the videoconference.)

21 THE STENOGRAPHER: Oh, he just joined.

22 MR. FAHMI: Okay.

23 THE STENOGRAPHER: I'm so sorry.

24 MR. FAHMI: That's all right. These things
25 happen.

1 BY MR. FAHMI:

2 Q Dr. Hassoun, in terms of your academic
3 appointment at MIT, are you teaching any classes?

4 A I am not teaching any cla- -- official classes,
5 no.

6 Q Is there anything unofficial that would have you
7 teaching anything at the moment?

8 A Well, yes. It's -- the format of the Sandbox
9 Innovation Fund is to work with startups -- student
10 startups coming out of MIT. So we meet in small groups
11 and advise those students on an individual basis. So it's
12 a different paradigm of teaching, if you will.

13 Q Do any of those advisory roles that you're
14 currently doing have anything to do with the subject
15 matter of the '228 patent?

16 A No, none that I recognize. We deal with a lot of
17 teams, but I'm pretty sure the ones on my -- advising have
18 nothing to do with the subject matter.

19 Q And in terms of Intellectual Inspiration, your
20 consulting firm, what sort of consulting are you doing?

21 A So some of it is, like, the function I'm serving
22 right now, which is as an expert witness for IPRs, patent
23 infringement cases, and trade secret cases. And I do have
24 an arbitration case I have done. So that's part of the
25 consulting.

1 Another piece is focused on some technology for
2 startups, which comes and goes. Right now, given my
3 responsibility, I have none of those that are active. And
4 the third aspect is consulting on patents -- patent
5 portfolios and evaluating those for particular clients.

6 Q Does any of your current consulting work, other
7 than in connection with the present IPR proceeding, have
8 anything to do with the subject matter of the '228 patent?

9 A No, none.

10 Q Other than in connection with the present
11 proceeding, do you have any professional affiliation with
12 Arm Ltd.?

13 A I do not.

14 Q Have you had any such affiliation in the past?

15 A So I believe I've done an IPR in the past on
16 behalf of Arm. And perhaps 20 years ago, we were looking
17 at licensing an Arm core, which we never did.

18 Q What -- when you say "we were looking at
19 licensing," who's the "we" in that sentence?

20 A So that was at KeyEye Communications, one of the
21 companies I was working for at the time. It's a startup.

22 Q The other IPR matter that you worked on in
23 connection with Arm, do you recall what that case was?

24 A I do not recall what that case was. No. It's in
25 my CV, I believe. We can look it up, if we need to.

1 Q Sure. Do you have a copy of your CV? That's
2 Exhibit 1004.

3 A I do. Want me to open it?

4 Q Please.

5 THE STENOGRAPHER: Did you want me to mark that
6 as well?

7 MR. FAHMI: No. That's fine, Justyne.
8 Everything's been premarked, so we're good. Thanks.

9 THE WITNESS: Okay. I have it open.

10 BY MR. FAHMI:

11 Q And do you see that other IPR listed anywhere in
12 the CV?

13 A No. I apologize. I don't see it. I don't have
14 a listing of all the matters in the CV. So no, it's not
15 in there.

16 Q Do you remember what the subject matter was?

17 A I don't. It's been a while. I'm sure it had to
18 do with processors, but I do not recall the specifics.

19 Q Have you ever testified on behalf of or against
20 the current patent owner, Daedalus Prime, in any
21 proceeding?

22 A Not that I recall, no.

23 Q In connection with this matter, do you recall who
24 retained you to provide testimony?

25 A Yes. Mr. Kevin Anderson.

1 Q When was that? Do you remember?

2 A That would have been about a year and a half ago
3 or so. I know -- I think the report -- the declaration
4 was done in December of last year -- November, December,
5 from my recollection. So it was a few months before that.
6 That's where I get approximately, yeah, 15 to 18 months, I
7 would say.

8 Q What were you asked to do when you were retained
9 in this matter?

10 A I was asked to review the '228 patent and the
11 material for that '228 patent, including prior art, and
12 write a declaration with my opinion on the validity of
13 certain of the claims of the '228 patent.

14 Q Other than the materials that are discussed in
15 your declaration, did you review any other materials in
16 connection with that retention?

17 A Not that I recall right now. No.

18 Q For the materials that are referenced in your
19 declaration, were they provided to you for review, or did
20 you conduct an independent investigation to locate those
21 materials?

22 A I believe most of them were provided to me. I
23 might have located some references that got included in
24 there. But as I sit here today, I do not recall that --
25 you know, which is which.

1 Q Have you done any preparation for today's
2 deposition?

3 A I have.

4 Q What did you do?

5 A So I reviewed my declaration. I also reviewed
6 the -- some of the IPR documents. For example, the
7 institution decision for the '228. I also reviewed the
8 '895 IPR material, including -- there was a declaration
9 in -- final decision for that one. Those are the ones I
10 recall.

11 I also read the patents and publications
12 referenced in my report and my declaration. I also met
13 with Mr. Anderson over the last couple of days.

14 Q Do you know approximately how much time you've
15 spent in total preparing for today's deposition?

16 A It's a rough guess, between 30 to 40 hours would
17 be my rough guess for it.

18 Q I'd like to turn to Exhibit 1007. This is the
19 Blumrich reference. Do you have that with you?

20 A Yes. I've opened it.

21 Q Okay. You've seen this reference before; is that
22 right?

23 A That is correct.

24 Q Okay. And you offered testimony concerning
25 Blumrich as part of your declaration; is that right?

1 A That is correct.

2 Q I'd ask you to turn to paragraph 118.

3 A Yes.

4 Q In paragraph 118, Blumrich is indicating the L2
5 as a "Point of Coherence." And then in the next
6 paragraph, that is reiterated, saying, "the L2 caches
7 serve as the point of coherence for all processors."

8 Do you see that?

9 A Yes.

10 Q In this context, what does that mean, "the point
11 of coherence"?

12 A I would have to read that description to answer
13 that question. Would you like me to do so?

14 Q Please.

15 A So the L2 Point of coherence in paragraph 119,
16 line 4, it says "This function includes generating L1
17 individualizations when necessary," full stop. "Because
18 the L2 caches are inclusive of the L1s, they can remember
19 which processors could possibly have a valid copy of every
20 line," full stop. "Memory consistency is enforced by the
21 L1 [sic] slices by means of multi-casting selective L1
22 individualizations [sic], made possible by the fact that
23 the L1s operate in write-through mode and the L2s are
24 inclusive of the L1s."

25 So that's the description of what they mean by

1 "Point of coherence."

2 Q What would a person of ordinary skill in the art
3 understand this passage to be saying?

4 A Exactly what it says. It's be -- performing
5 functions related to memory consistencies through, you
6 know, the L2 -- enforced by the L2 slices.

7 Q What do you mean "the L2 slices"?

8 A That's what it says here. It says, "memory
9 consistency is enforced by the L2 slices by means of
10 multi-casting selective L1 individualization [sic]." So
11 it's talking about L2 and portions of the L2.

12 Q You -- you said "individualizations." My copy
13 reads "L1 invalidations."

14 A I apologize. It's "invalidations." My eyesight
15 isn't that good.

16 Q That's fine. I just wanted to make sure we were
17 looking at --

18 A Oh. It is "invalidations."

19 Q Would a person of ordinary skill in the art have
20 an understanding of what "L2 slices" means in this
21 context?

22 A I would need to further read the reference to
23 tell you exactly what it means in light of this particular
24 specification.

25 Q Does the phrase "L2 slices" have a recognized

1 understanding or meaning in the art?

2 A It could be, yes. But this happens to be a
3 patent publication, and the specification really is what I
4 would go to first to explain what an L2 slice means in
5 light of this particular patent application.

6 Q If you look at the top of the column that we've
7 been looking at in paragraph 111, there's a discussion of
8 the L2 storing data in 128-byte wide lines," and each of
9 those lines being located in a single L2 slice.

10 Do you see that?

11 A Yes.

12 Q Does this inform your view of what the phrase "L2
13 slice" means in connection with this patent application?

14 A Yes. It indicates that 128-byte wide line "is
15 located in a single L2-slice." So the L2 slice in -- I
16 apologize. It was supposed to be done. Maybe it is.
17 Let's keep going.

18 Q Oh, I'm -- I'm sorry. We didn't hear anything,
19 but I -- are you saying the fire drill might be taking
20 place?

21 A I just heard it again. It went away quickly, so
22 we can continue.

23 Q Okay. Let -- let us know if you need to leave.

24 A You know, can we take a ten-minute break? Let me
25 just investigate.

1 Q Yeah. Of course.

2 A Thank you.

3 MR. FAHMI: Let's go off the record.

4 THE WITNESS: Thank you.

5 THE STENOGRAPHER: Off the record at 10:39 a.m.

6 (Off the record.)

7 THE STENOGRAPHER: Back on the record at

8 10:45 a.m.

9 BY MR. FAHMI:

10 Q Dr. Hassoun, we were discussing paragraph 111 of
11 the Blumrich reference. And I think I had asked whether
12 it informed your opinion about what an "L2 slice" means in
13 the context of this patent application.

14 A Yes.

15 Q And can you tell us, then, what an "L2 slice"
16 means in the context of this patent application?

17 A So it's at least 128-bit-wide line where each one
18 is included in an L2 slice, so... that's what it is.

19 Q So do I understand correctly that an L2 slice is
20 a portion of cache memory for a processor?

21 A Yes. L2 is a cache slice.

22 Q Sorry. You said "L2 is a cache slice." We
23 will --

24 A L2 is a cache -- sorry. I didn't mean to speak
25 over you.

1 Q No. No. No. It's fine. Go ahead.

2 A So the -- there's an L2 cache, and the L2 cache
3 is made up of L2 slices. And the L2 is a cache for a
4 processor. Yes.

5 Q L- -- "L2" is short for level 2; is that right?

6 A Yes.

7 Q And that's a level in a cache hierarchy for this
8 particular processor, is that correct?

9 A That is correct.

10 Q Is it the case that the lower the number in terms
11 of an L designation, the further away from the processor
12 core the cache is situated?

13 I'm sorry. I probably said that incorrectly.
14 The lower the number in the L designation, the closer to
15 the core the cache would be to that core; is that correct?

16 A The -- generally, the L1 through L3 designation,
17 or higher numbers, refers to an access order from the
18 processor. So to the extent that's what you mean, then
19 that's what these numbers mean.

20 Q So if I understand you correctly, an L1 cache
21 would be accessed before an L2 cache before an L3 cache;
22 is that right?

23 A That's generally the understanding of, you know,
24 a cache hierarchy. But you'd have to look at the
25 particular implementation to see how an architecture or

1 that algorithm uses those caches.

2 Q If I can have you look at paragraph 124 of
3 Blumrich, there's mention of an IBMBlueGene processor.

4 Do you see that?

5 A Yes.

6 Q Are you familiar with the IBMBlueGene processor?

7 A I am not.

8 Q Paragraph 124 indicates that "the prior version
9 of the IBMBlueGene processor used snoop filtering to
10 maintain cache coherence."

11 Do you see that?

12 A I do.

13 Q And then in the next paragraph, Blumrich says
14 "The embodiment discussed herein uses directory-based
15 coherence."

16 Do you see that?

17 A I do.

18 Q Is there a difference between snoop filtering to
19 maintain cache coherence and directory-based coherence?

20 A I don't know without looking up "snoop filtering"
21 and the particular patent appli- -- patent they've
22 referenced in paragraph 124.

23 Q Okay. If you look at the prior paragraphs, 121,
24 122, does that indicate a distinction between these
25 snoop-filtering coherence and directory-based coherence?

1 A So what -- you know, paragraphs 120, 121, and
2 122 -- they are speaking of general description of a
3 directory-based coherence, and then it's describing
4 snooping. The concept of snooping is -- as explained
5 here, doesn't preclude it from being used in
6 directory-based coherence. Again, it -- it's -- depends
7 on how you architect the system. So even the concept of
8 directory-based coherence, keeping a table of -- that
9 indicates where in the status of a memory line, if you
10 will, is also prevalent in any system that's doing cache
11 coherence.

12 So the implementation is real -- the details of
13 the implementation is what's really important to determine
14 what's, say, the predominant way of doing the control or
15 doing the cache coherence.

16 Q In directory-based coherence, a common directory
17 is used to track and manage the data; is that right?

18 A Again, you're going to -- you know, I'd need to
19 look at the system. But generally, it is. But as I say,
20 that doesn't preclude the function of snooping being used
21 as part of the implementation. Also, the directory could
22 be distributed directorally [sic] versus a centralized
23 directory. So, again, it's all dependent on the
24 implementation.

25 Q Blumrich doesn't talk about the directory being

1 distributed, does it?

2 A I would have to read Blumrich again to verify
3 that statement.

4 Q You reviewed this reference as part of your
5 almost 40 hours of preparation for the deposition, didn't
6 you?

7 A I did, yes.

8 Q But you don't recall whether the reference
9 discusses whether or not the directory can be distributed
10 at this time; right?

11 A I do not, I'm afraid.

12 Q Would it surprise you to learn that there is no
13 such mention of a distributed directory in Blumrich?

14 A Wouldn't surprise me either way. As I said, it's
15 an implementation detail for a -- the system.

16 Q In a snooping-based system, coherence relies upon
17 monitoring a shared bus; is that correct?

18 A A snooping-based system, my unders- -- again, I
19 would need to look at the particular implementation to
20 answer you how that snooping is being done. If I look at
21 what this particular reference used to define "snooping,"
22 it talks about snooping as the process where the
23 individual caches monitor address lines for accesses to
24 memory locations that they have cached.

25 And then it continues saying, "When a write

1 operation is observed to a location that" is -- to a
2 location that "a cache has a copy of, the cache controller
3 invalidates its own copy of the snooped memory region."

4 So that's what this reference is talking about
5 when it comes to snooping. So how that snooping is
6 implemented, I don't see that in that particular
7 paragraph. And again, I would have to look into --
8 which I have not read -- U.S. Patent Number 7,386,685,
9 which the reference talks about using snoop filtering to
10 maintain cache coherence.

11 Q I see. So you didn't look at the '685 patent,
12 which is referenced here, as part of your analysis to
13 prepare your declaration; is that right?

14 A That is correct.

15 Q In paragraph 128, Blumrich says, "The request
16 queue 302 buffers incoming read and write requests."

17 Do you see that?

18 A I do.

19 Q Those are read and write requests from a
20 processor core; is that right?

21 A That would be my understanding, yes.

22 Q Let's turn to the Sistla reference. That's
23 Exhibit 1008, please. If you can bring that up.

24 A Okay. I have it open.

25 Q Can I have you turn to paragraph 30, please?

1 A Yes.

2 Q Just to be clear, Sistla was one of the
3 references that you discussed in your declaration; is that
4 correct?

5 A Yes, I relied on Sistra [sic] for an obviousness
6 combination for a particular feature.

7 Q In paragraph 30, there's a discussion of an
8 "on-die interconnect 320."

9 Do you see that?

10 A Yes.

11 Q And I think Sistla indicates that this on-die
12 interconnect couples core-cache clusters; is that right?

13 A I'm sorry. I missed the last -- the word before
14 "clusters." What --

15 Q Mm-hmm.

16 A Can you repeat what you said?

17 Q Core -- I'm sorry. Core-cache clusters. It's a
18 hyphenated term, I think, in paragraph 30.

19 A Okay. So what's the whole question again?

20 Q Right. I think paragraph 30 is indicating that
21 this on-die interconnect 320 is used to couple the
22 core-cache clusters; is that right?

23 A Yes.

24 Q And one option for the on-die interconnect 320 is
25 a ring interconnect; is that right?

1 A Correct.

2 Q Another option for the on-die interconnect is a
3 mesh interconnect; is that correct?

4 A Correct.

5 Q If you look a little bit further down the page in
6 paragraph 34, there's a discussion of a scalability agent.
7 Do you see that?

8 A Yes.

9 Q I believe Sistla indicates that the scalability
10 agent can be distributed so that individual scalability
11 agent units uniquely correspond to the core-cache clusters;
12 is that right?

13 A That's what it says. Yes.

14 Q So would I be correct in understanding that the
15 scalability agent is divided up or partitioned in some way
16 so that the individual SA units are somehow associated
17 with the core-cache clusters?

18 A It says here "uniquely correspond to core-cache
19 clusters 3101 through 3104." So it's a correspo- -- it's
20 talking about a correspondence.

21 Q Do you read that as sort of a one-to-one
22 correspondence or is it one-to-many?

23 A My -- you know, just from reading the sentence,
24 it says "uniquely correspond to core-cache clusters." So
25 I would understand that as a one-to-one just from the

1 sentence. But, again, I would have to refresh my memory
2 by looking at the details of the embodiment and the
3 description to see if that's really what they intended to
4 say.

5 Q If you'd like, you know, take a minute or two,
6 whatever time you need, to confirm your understanding of
7 this passage.

8 A So just so I'm clear, you want me to confirm that
9 it's a one-to-one correspondence --

10 Q I don't --

11 A Between?

12 Q Whether it's one-to-one or one-to-many, yeah.

13 A Okay. I will take a look.

14 Sorry. What was the paragraph number we were
15 looking at?

16 Q We were looking at paragraph 34. And it makes
17 reference to figure 4, if that helps.

18 A Yeah.

19 So figure 4 shows a one-to-one correspondence
20 between a core-cache cluster 310 and an SA agent --
21 scalability agent unit 350. So the 1 corresponds to 1;
22 the 4 corresponds to the 4. As far as how these things
23 operate, there's -- if you go to paragraph 30, for
24 example, it does talk about the plurality of core-cache
25 clusters in communication with each other over the on-die

1 interconnect.

2 So all I can say from -- about the one-to-one
3 correspondence, the indic- -- is what I see in figure 4
4 where there's one core cluster and the corresponding scale
5 of any -- scalability agent matching with each other.

6 Q Okay. Thank you. Let's turn to your
7 declaration, please. This is Exhibit 1003.

8 Do you have that document?

9 A I do.

10 Q You -- I think you indicated that you had a
11 chance to review your declaration during the preparation
12 for the deposition; is that right?

13 A That is correct.

14 Q Would you turn to paragraph 51, please, on
15 page 26?

16 A Okay.

17 Q In paragraph 51, you're offering an opinion
18 concerning a person of ordinary skill in the art; is that
19 right?

20 A Correct.

21 Q Did you consult any sources in arriving at this
22 opinion about who that person of ordinary skill in the art
23 would be?

24 A I'm sorry. I don't mean -- I don't know what you
25 mean by consult sources.

1 Q How did you arrive at this opinion?

2 A Based on reading the '228 patent and my 30-plus
3 years of experience in academia and industry to
4 understand, you know, the subject matter and putting
5 myself back at that time understanding what a POSITA would
6 be. So that's how I arrived at it.

7 Q Okay. "At that time," you mean December 2011; is
8 that right?

9 A The time of the patent, yes.

10 Q In paragraph 51, you say that the person of
11 ordinary skill in the art "would have held at least a
12 bachelor's degree in electrical engineering, computer
13 engineering, physics, or a similar field, with a focus on
14 semiconductor technology and/or microelectronics";
15 correct?

16 A Correct.

17 Q In this context, what do you mean by
18 "semiconductor technology"?

19 A For example, many of -- universities,
20 institutions at that time had different paths -- for
21 example, an electrical engineer can choose different
22 concentrations. And some of them, at the time, were
23 called the VLSI, for example, which stands for very large
24 scale integration or an LSI, large scale integration. So
25 there was -- that acronym was used. So that's really what

1 I'm referring to.

2 And semiconductor technology, other institutions
3 have a general -- more general areas of specialization
4 even on the undergrad, which is microelectronics, which,
5 again, would cover circuit design techniques.

6 Q Why would the person of ordinary skill in the art
7 had to have done an undergraduate program with a focus on
8 semiconductor technology or microelectronics?

9 A There's descriptions of the -- in the '228
10 related to building the systems. And it talks about
11 processors and building the processors, so you need to
12 understand the basics of that.

13 Q What do you mean by "the basics"?

14 A We're talking about processors and chips. And,
15 therefore, those are the areas where that usually is
16 covered is under microelectronics in undergraduate.

17 Q So what sort of aspects would the person of
18 ordinary skill in the art have to have studied in order to
19 be a person of ordinary skill in the art?

20 A All the components of electrical engineering or
21 computer engineering. The way it works is they all -- all
22 these courses build upon each other. Usually start the
23 freshman basic courses and then we build upon it until we
24 get a person to a point in time where they understand the
25 general concepts of designing a circuit, designing a chip,

1 or designing a processor, for example. So that's usually
2 what one would have to understand.

3 And then on top of that, my opinion is you need
4 two years of industry experience in the field of computer
5 architecture design. Because at that point, the '228 is
6 talking about caches and cache architecture and processor
7 architecture. So that's where the additional
8 specialization is needed for a person of ordinary skill in
9 the art to understand this.

10 Q So there -- any particular classes that the
11 person of ordinary skill in the art would have had to have
12 taken as part of their undergraduate education?

13 A Of course. I mean, like I say, you start from
14 the freshman level all the way to the senior level. From
15 my recollection, for example, you would have to take
16 several -- one or more microelectronics classes, one or
17 more circuit classes, as part of the process, and one or
18 more computer architecture classes during that process.

19 But it really depends on the various institutions
20 as to how they cater their various subjects. And that's
21 why the two years of industry or academic experience, in
22 particular, computer architecture inval- -- and
23 development in order to understand the processors and the
24 cache architectures that the '228 is talking about.

25 Q So during this two-year period of industry or

1 academic experience, what would the person of ordinary
2 skill in the art had been doing?

3 A Well, they can be doing many things, including
4 research, circuit design, processor design, system design,
5 or even other -- you know, servers, any system --
6 designing any of the systems. So it could be any of that.

7 The key is that they're dealing with computer
8 architecture design and development. They need to
9 understand caches. They need to understand cache
10 coherency. They need to understand processors, and they
11 need to understand how those systems interact with each
12 other. So that's what's required from a person of
13 ordinary skill in the art at the time in order for them to
14 read the '228 patent and understand it.

15 Q In the next couple of paragraphs, paragraphs 52
16 and 53, you're discussing claim construction; correct?

17 A Yes.

18 Q And you indicate that -- in paragraph 53 that "no
19 specific claim term needs to be completely defined for
20 purposes of" your analysis; is that right?

21 A Yes.

22 Q What do you mean by "completely defined"?

23 A So the plain and ordinary meaning is sufficient
24 for a person of ordinary skill in the art to understand
25 the terms of the '228 patents -- patent.

1 Q Isn't the plain and ordinary meaning of a term
2 the definition of that term?

3 A Yes. If I understood your question correctly.

4 Q Well, I am trying to determine what you mean by
5 "completely defined." Is there something different in
6 your mind between a complete definition of a term and the
7 plain and ordinary meaning of that term?

8 A Not really, no. It's plain and ordinary meaning
9 of the term.

10 Q Okay. So am I correct that in paragraph 53, what
11 you're saying is your analysis uses the plain and ordinary
12 meaning of the terms in the claim of the '228 patent; is
13 that right?

14 A Yes. The plain and ordinary meaning in light of
15 the specification. Absolutely, yes.

16 Q Okay. Let's turn to the '228 patent. This is
17 Exhibit 1001. And I'll ask you to turn to the claims,
18 which start in column 7.

19 A Okay.

20 Q Now, you obviously analyzed the claims of the
21 '228 patent as part of your work in connection with the
22 preparation of your declaration; correct?

23 A Yes.

24 Q Are there any terms in these claims that are
25 explicitly defined in the patent?

1 A Not sure I follow the question. But I'll give
2 you my understanding of the claim. Every word in this
3 claim gets its meaning from the claim itself and then from
4 the specification. So not sure what you mean by which
5 ones are and which ones are not.

6 One --

7 Q Let me see if I can -- I'm sorry.

8 A No. I was just going to say one of ordinary
9 skill in the art, you know, would look at each one of
10 these terms and try to understand them in light of the
11 specification.

12 Q Let's take an example. So let's look at Claim 1.
13 And Claim 1 uses the term "caching agent."

14 Do you see that?

15 A Yes.

16 Q Does the term "caching agent" have an ordinary
17 and customary meaning in the art?

18 A The term is used interchangeably with many other
19 terms that refer to the functions that are described in
20 the '228 patent. But reading the '228 patent, one would
21 understand what a caching agent would at least encompass
22 in light of this specification.

23 Q What would that understanding be?

24 A I will go to the patent and show you where I
25 would get that understanding. Just a warning, there's a

1 lot of material on what a caching agent do in the '228
2 patent. And all of it does explain what caching agents --
3 at least a caching agent would at least do in light of the
4 '228 patent. But I'm happy to do that.

5 Q Please, if you would.

6 A Do you want me to read them off as I find them or
7 do you want me to wait until the end and list them all
8 together? 'Cause like I say, it's going to be quite a few
9 places.

10 Q What -- why don't you give us the list as you
11 find them. And then if we need to, we can go back and
12 talk about them.

13 A Okay. So I start with the abstract where it
14 talks about a "caching agent to perform cache coherency
15 operations for the plurality of cores and the" II- -- "IIO
16 module." So that's one.

17 So another example is column 1, line 21, where it
18 talks about "caching agent, meaning that dedicated logic
19 is associated with the I/O component to handle cache
20 coherency operations."

21 And it talks further about an explanation of how
22 to maintain cache coherency. Line 36 -- or 37 to 38, it's
23 talking about figure 2, and it talks -- it shows the
24 "caching agent in accordance with the embodiment of the
25 present invention."

1 Another example is lines 56 and 57. It talks
2 about a "caching agent that can be configured to support
3 both CPU traffic and I/O traffic as well.

4 So again, for example, in paragraph -- in
5 column 2, line 18, there's a discussion "in various
6 embodiments, this caching agent may be a combined caching
7 agent, both for the CPU as well as for the integrated I/O
8 agent."

9 So then you have a description of figure 2
10 starting on column 2, line 36, all the way to at least
11 column 3, line 3, where it's explaining the details of
12 figure 2 and the components of an embodiment of a caching
13 agent. And I highlighted it in case we go back to it.

14 So there's another explanation of what a caching
15 agent does in column 4, approximately line 16, and
16 probably all the way to line 31. Again, it's explaining
17 the functionality of a caching agent.

18 So another explanation of what some of the
19 functionality of a caching agent is column 5, line 50
20 through -- all the way to line 60? There's also
21 explanation on column 5, line 61. There's more examples
22 of embodiments. So from line 61 through line -- probably
23 6 -- column 6, line 14.

24 So another example is line -- column 6, line 25
25 through 29, where it's talking about caching agent

1 "configured to handle cache coherency operations."

2 And you can see in some of the claims -- for
3 example, Claim 6 explains some of what a caching agent may
4 do for -- in the process of performing cache coherency.
5 Claim 8 is another example of what a caching agent can do.

6 So that's generally what a person of ordinary
7 skill in the art would read all these and understand the
8 caching agent being -- performing operations to perform
9 cache coherency.

10 Q So if I understood your last statement, the
11 person of ordinary skill in the art would understand the
12 various passages that you provided us as defining what the
13 caching agent is and what it does; is that right?

14 A No. There's specific embodiments of what a
15 caching agent can do, and one of ordinary skill in the art
16 would understand it's performing cache coherency
17 operations.

18 Q Okay. So one of the things a caching agent does
19 is cache coherency operations; is that right?

20 A Well, that definitely is one of the things that
21 would do, yes. And how it does it is -- there's various
22 examples of that.

23 Q But if the person of ordinary skill in the art
24 wanted to understand what the caching agent is, would they
25 look to the passages that you've described for us?

1 A They would look at the passages I describe in
2 order to understand the embodiments for this particular
3 application. But the -- they understand from the
4 description that the caching agent is -- encompasses that,
5 but encompasses caching agents that perform cache
6 coherency operations. And in this particular application,
7 it's for multicore processors and I/O, IIO modules.

8 Q Okay. So I'll go back to the question I
9 originally posed, and that is: For the term "caching
10 agent" as it is used in Claim 1, is there an ordinary and
11 customary meaning of that term in the art?

12 A Well, again, in light of everything I -- we went
13 through in the '228 patent, it's the performance of cache
14 coherency.

15 Q So are you saying that anything that performs
16 cache coherency is a caching agent as that term is used in
17 Claim 1?

18 A You're going to have to show me what the
19 "anything" is. I mean, I can look at the -- what you're
20 referring to and I can evaluate it at that time. But, you
21 know, for example, that's what I did with the prior art
22 references, and I determined that those were caching
23 agents as recited in the claims of the '228 patent.

24 Q I see. So you looked at an example for -- of
25 something described in the prior art reference and decided

1 whether or not that was a caching agent as recited in the
2 claims of the '228 patent; is that right?

3 A Yes. I compared the reference and the operations
4 it was doing with the operations described in the '228,
5 and they were similar. And, therefore, they are the
6 claimed caching agent.

7 Q Is the term "caching agent" used consistently in
8 the claims of the '228 patent, meaning is it used the same
9 way in each of the claims?

10 A Well, I mean, the -- some of the dependent
11 claims, you know, add more functionality, you know, had
12 elements to what a caching agent would do. So to that
13 extent, it's broader in some claims than it is in others.

14 Q So the term "caching agent" means different
15 things in different claims? Is that what you're saying?

16 A No. That's not what I said. I said the caching
17 agent is broader in some claims than it is in another
18 claim.

19 Q Can you give me an example of what you mean?

20 A Sure. So, for example, Claim 6 says, "The
21 apparatus of Claim 1, wherein the caching agent is to
22 receive an allocation transaction from the IIO module, the
23 allocation transaction received in the IIO module from an
24 I/O device coupled to the multicore processor."

25 So the caching agent in Claim 1 doesn't

1 necessarily receive that -- this allocation transaction,
2 but the caching agent in 6 does. So that's what I mean by
3 the caching agents in Claim 1 is a broader definition of
4 caching agent than Claim 6.

5 Q So using that understanding, the caching agent
6 recited in Claim 1 is somehow different than the caching
7 agent recited in Claim 6; is that right?

8 A No. It may or may not. The inclusion of the
9 feature in Claim 6 in the caching agent doesn't make the
10 caching agent in Claim 1 different. It might or might not
11 be included, but that doesn't preclude it from being the
12 caching agent of Claim 1, whether it was included or not.

13 Q All right. But I'm just looking at the term
14 "caching agent." Is the thing that is a caching agent in
15 Claim 1 different than the thing that is a caching agent
16 in Claim 6?

17 A So Claim 6 depends from Claim 1 and, therefore,
18 in -- for the caching agent in Claim 6 must include
19 everything the caching agent does in Claim 1, plus the
20 additional functionality that is recited in Claim 6.

21 Q So if I understand you correctly then, the term
22 "caching agent" has a different meaning in the different
23 claims depending on the limitations of the particular
24 claim; is that right?

25 A No. I cannot explain it any better than I

1 already explained it. So the answer is "no" to your last
2 question.

3 Q Okay. But in the context of your analysis as set
4 forth in your declaration, you did, as you told me, looked
5 at the prior art and decided whether or not the prior art
6 reference performed the function in order to decide
7 whether it was the caching agent recited in the claim; is
8 that right?

9 A I compared the functionality that the caching
10 agent was performing in the prior art and the caching
11 agent that is perform -- that was performed in the '228.
12 And I did conclude the prior art caching agent is the
13 claimed caching agent of the '228 claims.

14 Q Okay. Also in Claim 1, there's the phrase "cache
15 coherency operations."

16 Do you see that?

17 A Yes.

18 Q Does the term "cache coherency operations" have
19 an ordinary and customary meaning in the art?

20 A It does. And it encompasses, again, a wide
21 number of functions that can be done in order to do cache
22 coherency. And it depends on the system and the
23 architecture as to how that cache coherency is done.

24 Q Okay. Can you tell me what the term "cache
25 coherency operations" means in the art?

1 A Again, let me go to the patent and see if I can
2 give you the answer from the patent.

3 So the patent uses cache coherency and gives
4 examples of how the -- it's the same -- a lot of the same
5 passages I referred to you before, performing the
6 functions of cache coherency. And the idea is that cache
7 coherency is to make sure the integrity of the data that's
8 being write -- written across different memories is
9 intact, transmitted correctly. So...

10 Q Just to be clear, that's how the term is used in
11 the '228 patent, the term being "cache coherency
12 operations"?

13 A Yes. It's a term that's well known in the art.
14 And the examples that the '228 patent give of how it's
15 performing that confirms that.

16 Q So is the way the term "cache coherency
17 operations" used in the '228 patent the same as the way
18 that term is used in the art generally?

19 A Yes, it is.

20 Q And is the term "cache coherency operations" used
21 consistently in each of the claims of the '228 patent?

22 A I believe the answer is yes. I haven't noted any
23 discrepancy. But again, I would need to look at the
24 particular claim still whether some of the independent
25 claims narrow or add functionality to a broader recitation

1 of cache coherency.

2 Q If you look at Claim 11, Claim 11 uses the phrase
3 "allocation transaction."

4 Do you see that?

5 A Yes.

6 Q Does the phrase "allocation transaction" have an
7 ordinary and customary meaning in the art?

8 A The -- it depends. It's a very general term of
9 an allocation transaction. So it's a pretty broad term.
10 But if it -- at least from the '228 patent, at least a
11 read and write would be an allocation transaction. So
12 those would be encompassed in an allocation transaction.
13 But I can go look more specifically in the patent to
14 answer you, you know, more accurately, if you'd like.

15 Q Is that your understanding of how allocation
16 transaction is used in the '228 patent? It would be at
17 least a read or a write?

18 A Yes. To at least that.

19 Q And Claim 11 requires that the integrated
20 input/output module receive an allocation transaction from
21 an I/O device; correct?

22 A Correct.

23 Q Claim 11 also requires that the caching agent
24 receive the allocation transaction from the integrated
25 input/output module; is that right?

1 A Read that again slowly --

2 Q Sure.

3 A -- please.

4 Q Does Claim 11 require that the caching agent
5 receive the allocation transaction from the integrated
6 input/output modules?

7 A Technically, it says the method is "forwarding
8 the allocation transaction to a caching agent of the
9 multicore processor." And then the method requires
10 "directly storing the data of the allocation transaction
11 into the shared cache memory of the multicore processor."

12 So I would say yes. The forwarding -- that there
13 is a receiving by the caching agent there.

14 Q I used the phrase "integrated input/output
15 module," which appears in Claim 11. Does that term have
16 an ordinary and customary meaning in the art?

17 A Well, yes. I mean, that -- the I/O is a very
18 common term used, "input output," and it encompasses a
19 plethora of different modules that can do it. And one of
20 ordinary skill in the art would understand "integrated" to
21 be on an integrated circuit. So I would say yes. IIO --
22 not sure I've seen "IIO," but integrated I/O is a common
23 term -- would be a common term.

24 Q Let me go back for a moment to Claim 3. Sorry.
25 I missed this one. Claim 3 uses the term "posted

1 transaction."

2 Do you see that?

3 A Yes.

4 Q Does that term "posted transaction" have an
5 ordinary and customary meaning in the art?

6 A So the answer is yes, but give me one second to
7 complete my answer. I just want to look at the patent for
8 a second here.

9 Yes. So if you look at claim -- sorry, column 5,
10 line 3 to line 6, generally a posted transaction is a
11 transaction which when sent by a source is considered
12 complete by the source and the source does not receive a
13 completion or other confirmation message regarding the
14 transaction. So that is a general description of a posted
15 transaction.

16 Q If we take a look at Claim 13, Claim 13 uses --

17 A 13, did you say?

18 Q 13. Yes. 1-3.

19 Claim 13 uses the term "evicted."

20 Do you see that?

21 A Yes.

22 Q Does the term "evicted" have an ordinary and
23 customary meaning in the art?

24 A Again, my answer is yes when you're talking about
25 caches. But let me look at the patent and see if it

1 provides anything different or the same.

2 It's -- generally can be understood from column
3 4, lines -- about 5 to 12, and it is what my understanding
4 would be of eviction in a cache system.

5 Q So the passage you just mentioned indicates that
6 it is only "upon an eviction from the cache that the data
7 is written to system memory"; right?

8 A Right.

9 Q So that seems to indicate that "eviction" is some
10 type of removal of information from the cache; is that
11 correct?

12 A That is correct. And it is describing figure 3,
13 and there are at least a couple ways to handle eviction in
14 a cache. And this happens to be one way to handle it.
15 What you described as removal from the cache and the
16 result is -- in this case in figure 3 is to save it,
17 sending the data to memory.

18 Q If we -- we look at Claim 2, there's reference to
19 a "table of requests."

20 Do you see that?

21 A Yes.

22 Q And then in column 2, beginning at about line 44
23 and continuing to about the end of that paragraph or so,
24 there's a description that indicates "the table of
25 requests may be a buffer or other temporary storage for

1 holding incoming requests."

2 Do you see that?

3 A I do.

4 Q Is that how the term "table of requests" is used
5 in Claim 2?

6 A That is my understanding. Yes.

7 Q And if we look at Claim 7, Claim 7 requires that
8 the caching agent "directly store data of an [sic]
9 allocation transaction into the shared" me- -- a shared
10 "cache memory and not initiate a memory transaction to a
11 system memory."

12 Do you see that?

13 A Yes.

14 Q And column 4 -- really the passage that you just
15 pointed out to me beginning at about line 8, the
16 specification explains that data can be loaded "from an
17 I/O device directly into a processor cache, without the
18 need for consuming any memory bandwidth."

19 Do you see that?

20 A I'm sorry. No. Am I on col- -- which column?

21 Q Column number 4.

22 A Yes.

23 Q Beginning maybe in line 8, "using method 300."

24 A Okay.

25 Q We're told that the method can "efficiently load

1 data from an I/O device directly into a processor cache,
2 without the need for consuming any memory bandwidth."

3 Do you see that?

4 A Yes.

5 Q Is that how a person of ordinary skill in the art
6 would understand what's being recited in Claim 7?

7 A Yes. It's a write -- it's a write-back
8 operation. I don't recall if the patent uses write-back
9 operation or not. But that's what this is describing
10 where you don't save to memory until, for example, a --
11 you can go straight from the I/O device to the cache and
12 not write to memory until later on, if you need to.

13 Q Dr. Hassoun, we've been going for a while, and
14 it's a little bit after 12:00. Would you like to break
15 for lunch or just pause for a bit to get a glass of water
16 or whatever?

17 A Yeah.

18 THE WITNESS: Can't hear you, Kevin.

19 MR. ANDERSON: I was just going to suggest we go
20 off the record if we want to talk about the break.

21 MR. FAHMI: Sure. Yeah. Let's go off the
22 record.

23 THE STENOGRAPHER: Off the record at 12:11 p.m.

24 (Off the record.)

25 THE STENOGRAPHER: Back on the record at

1 12:26 p.m.

2 MR. FAHMI: Thank you.

3 BY MR. FAHMI:

4 Q Dr. Hassoun, during our break, did you discuss
5 the substance of your testimony today with anyone?

6 A (Inaudible response.)

7 THE STENOGRAPHER: I didn't --

8 BY MR. FAHMI:

9 Q I'm sorry. We're not hearing you, Dr. Hassoun.

10 A I did not.

11 Q Thank --

12 A Is that coming in?

13 Q Yes.

14 A Yeah. Sorry.

15 Q Thanks.

16 A All right.

17 Q Let's turn to the Agarwal reference. This is
18 Exhibit 1005, please. Do you have a copy --

19 A Okay.

20 Q -- of Agarwal?

21 A I do.

22 Q Great. And this is one of the references that
23 you discussed in your declaration; correct?

24 A Correct.

25 Q I'm going to ask you, please, to turn to column

1 16 and the discussion of "Proxy Cache Coherence" that
2 begins at about line 25.

3 A Yes.

4 Q In this section, beginning at about line 35 or
5 so, Agarwal uses the term "home tile."

6 Do you see that?

7 A Yes.

8 Q What would a person of the ordinary skill in the
9 art understand Agarwal means by a "home tile"?

10 A So Agarwal continuously, in this section, talks
11 about how a home tile is used. On line 36 of column 16 --
12 so it says a home tile "for a given portion of the main
13 memory." So a portion of a main memory will have a so --
14 will be assigned to a particular tile.

15 And then there's explanation on what that means
16 and how that works, I believe, column 19, lines 47 all the
17 way to line -- column 20, line 25. There's an explanation
18 of the -- what that means. I apologize. Also line --
19 column 19, line 4 through line 29. Well, for that matter
20 of fact, actually the entire column. So line 19 -- let me
21 answer the question again.

22 Also, the explanation -- the understanding of
23 what a home tile means can be found line 9 -- column 19,
24 line 4 all the way to column 20, line 25. There's an
25 explanation of how that's used.

1 Q I guess maybe we should back up a bit. What does
2 Agarwal mean by "a tile"?

3 A So Agarwal references a tile with respect to
4 figure 4, figure 5, and then has examples of what a tile
5 looks like internally in figure 6A and figure 6B. So a
6 lot of the description is in the passages I mentioned to
7 you earlier. But I can look for more explanation of what
8 a tile is for Agarwal, if you'd like.

9 Q If we go back to column 16 in the paragraph that
10 begins at about line 35 or so, we're told that at least
11 for tiles that are used as home tiles, those tiles would
12 include a processor and a cache; correct?

13 A Yes.

14 Q And the home tile also includes a directory
15 controller and directory storage; is that right?

16 A Correct.

17 Q What is the function of the directory controller?

18 A So the directory controller in combination with
19 the directory, they perform cache coherency operations as
20 detailed in these columns.

21 Q And is it correct that the directory controller
22 of a home tile manages coherency for that home tile's
23 assigned memory locations?

24 A One more time.

25 Q Is it correct that a home tile's directory

1 controller manages coherency operations for that tile's
2 assigned memory locations?

3 A That's part of what it does. So yes. But it
4 also does it for all the other tiles that are trying to
5 access that memory location.

6 Q So if I understand correctly, if a given
7 processor core wants to access a particular memory
8 address, it sends a request to the home tile that is
9 associated with the directory controller responsible for
10 that memory address; is that right?

11 A Well, it can do that, yes. If we look at figure
12 6A, for example, and the description of figure A, the
13 sequence of operations are shown in the figure with
14 reference to operations B1, B2, B3, -4, all the way
15 through -- I think it describes it yet all the way through
16 B7. So there's a sequence of operations that happen.
17 But -- so it's -- what you described is part of what
18 happens.

19 Q Okay. So let's walk through what figure 6A is
20 showing, just so that we're not missing anything. What's
21 shown by operation B1?

22 A Okay. So I'm going to open the text that refers
23 to that so I can --

24 Q Sure.

25 A -- be as accurate as possible. Is that okay?

1 Q Yeah, of course. Please.

2 A Yeah. Okay. So I'm going to do it from my
3 declaration.

4 So I will refer to -- it's Agarwal 19:3-2025, but
5 the paragraph I'll be looking at -- so I can put these
6 side to side -- is paragraph 72 of my declaration.

7 Q Okay. Thank you.

8 A And... so the first question -- I think the
9 question you asked me is "what does B1 mean"?

10 So B1 is an operation in tile 2. So in tile 2,
11 when a processor 600 attempts to read data at an address
12 from its cache 602 -- so 600 is attempting to read data at
13 a particular address from 602. So in this case, if it
14 finds it there, then it's good to go. If it doesn't find
15 it there -- and the text -- the explanation says, "After a
16 cache miss on tile 2," the miss -- "the miss goes through
17 a message through the network to the home tile, tile 1,
18 Action B2." So that takes me to tile 60- -- sorry, block
19 602 on tile 1.

20 Q Okay. And then we see in figure 6A, there's a
21 process or an arrow labeled "B3." What is B3 showing?

22 A Okay. So for B3 -- let me find the text for it.
23 So for B3, if they -- if there's a cache miss on
24 B3 that -- I'm sorry, on B2, then there's an access from
25 B3 to the main memory.

1 Q And, again, referring back to figure 6A, what is
2 the step B4 showing?

3 A So B4 shows an example -- the data coming back
4 from the main memory to block 602.

5 Q And referring to figure 6A, what is B5 showing?

6 A So B5 is an update of the directory storage with
7 tile 2's address. So it's going to update the address in
8 602 -- in the directory storage 604, sorry. So that's
9 what B5 is.

10 Q Again, referring to figure 6A, what is B6
11 showing?

12 A So B6 then sends the data value to tile -- back
13 to tile 2, which originally requested it.

14 Q And then finally referring to 6A, what is B7
15 showing?

16 A And then the cache 602 sends the value to the
17 processor 600. So it will send it back to the processor
18 that originally requested the data.

19 Q So -- thank you for that description.

20 And based on that description, would you agree
21 that in Agarwal, for any given memory address, there's one
22 tile whose directory controller is responsible for
23 coherence with respect to that memory address?

24 A So -- but it's all -- it is responsible for that.
25 In addition, it's responsible for the coherence and the

1 other caches, for example, in 602 of tile 2. So both
2 603 -- the controller in 603 and -- sorry, tile 2 and
3 tile 1 come -- collectively have the responsibility for
4 the coherence of the data. The memory 602 in tile 1 and
5 602 in tile 2.

6 Q Well, the controller 603 in tile 1 doesn't
7 consult the controller 603 in tile 2 with respect to a
8 memory address that the controller in tile 1 is
9 responsible for, does it?

10 A So the disclosure doesn't specifically say it
11 consults 603 of tile 1. But the process described, which
12 is the data being -- you know, the cache miss from -- as a
13 result of B1 comes from -- is controlled by the directory
14 controller. And then the data being sent back from 602 of
15 tile 1 back to 602 of tile 2 would be under the direction
16 of the directory controller 603.

17 So they are working in unison in order to ensure,
18 again, the cache coherency between 602 in tile 2, 602 in
19 tile 1, and, in this case, the main memory.

20 Q Okay. I think we need to be clear about which
21 controller we're talking about. Because in figure 6A of
22 Agarwal, there are multiple 603, multiple 602, multiple
23 604, et cetera. So let's see if we can better distinguish
24 those units from one another.

25 Figure 6A is showing a situation where tile 1 is

1 the home tile for the data at the requested memory
2 address. Would you agree?

3 A Yes.

4 Q And figure 6A is showing a situation where the
5 directory controller 603 of tile 1 is responsible for the
6 coherency with respect to that memory address. Would you
7 agree?

8 A It's -- I agree that's part of what it is
9 responsible for. Yes. But as I said before, both of 'em
10 are involved, in the example we said, in the cache
11 coherency between 602 of tile 2, 602 of tile 1, and the
12 memory. Cache coherency is not just to memory. Cache
13 coherency is the integrity of the data in the cache sis --
14 in the memory system which includes the caches.

15 Q Okay. Maybe I misunderstood what you were saying
16 earlier. If I understood what you just said, the
17 controller 603 of tile 1 is responsible for coherency
18 concerning the data that's stored in the cache 602 of tile
19 2 because it's -- that data is associated with a memory
20 address that falls under the responsibility of controller
21 603 of tile 1. Did I get that right?

22 A I think so. Yes. It's -- that's the process,
23 yes.

24 Q And directory controllers of different home tiles
25 don't share coherency responsibility for a single memory

1 address; is that right?

2 A Okay. Ask me the question again.

3 Q Sure. I'll see if I can break it down a bit.

4 If we're talking about one given memory address,
5 Agarwal doesn't describe a situation where the coherency
6 responsibility for that given memory address is shared by
7 directory controllers of two different home tiles; is that
8 right?

9 A No. Because I'll go back to my previous answer
10 for the previous example. The directory controller from
11 603 -- sorry, from tile 1 and the directory controller
12 from tile 2 are involved in the process of ensuring the
13 cache coherency between 602 in tile 2, 602 in tile 1, and
14 the memory.

15 Q Okay. Can you show me in Agarwal where that's
16 explained?

17 A Absolutely.

18 So I will point you to two places. First is the
19 function of a directory controller in a tile. So if we go
20 to column 2, approximately line 47... so line 47 states,
21 "A coherence controller or the directory controller
22 attached to that memory would check that directory entry
23 stored along with the memory location in the directory
24 state and would determine the action to take based on the
25 request and current state of that memory location."

1 Okay. So the coherence controller, it is the one
2 that is going to make any determination on what to do with
3 a request going into the cache 602. So the involvement of
4 the coherence controller for local tile 2 is part of this
5 process that is described here. That is the job of the
6 coherence controller.

7 So from the beginning, the coherence controller
8 of tile 2, even though it's not its home tile -- the
9 address is not its home tile, that determination happens
10 by the coherence controller. So that's the function the
11 coherence controller. And then the data is sent to tile
12 2 -- or the request is sent to tile 2 where the directory
13 controller there performs the other operations that we've
14 discussed.

15 So the responsibility for that coherence falls
16 under both of the -- both of the controllers because it's
17 the controller in tile 2 at least. Because it has to --
18 the one to determine that there was a cache missed there,
19 and, therefore, it has to make the request go to tile
20 number 1.

21 Q Okay. So that passage you just pointed me to,
22 column 2, beginning at line 47, that appears in the
23 background section; right?

24 A Yes. But it's explaining what a cache -- a
25 coherence controller does.

1 Q And you know that the background section of a
2 patent is describing what was done previously before the
3 invention of the patent; correct?

4 A I understand.

5 Q In fact, the background section is usually used
6 to describe problems with the prior art; right?

7 A Yes. But it's describing the function of the
8 directory controller. And there's more, though,
9 description that's not only in the background section of
10 what the directory controller does. I was using that as
11 an illustration. There's more. The directory controller
12 of that tile is the one responsible for figuring out
13 whether there's a hit or a miss.

14 I --

15 Q In fact --

16 A -- can go through more examples, if you'd like.

17 Q Well, I'd like to finish with this one first.

18 So this passage is actually referring to a
19 coherence controller that was used in the so-called
20 "alewife machine"; is that right?

21 A Yes. I believe that's correct. Let me check,
22 please. Yeah.

23 Q Did you work on or with the alewife machine in
24 connection with your appointment at MIT?

25 A I did not.

1 Q So the passage that you referred to at line 47 is
2 discussing coherence controller or a directory controller
3 attached to the memory; right?

4 A Yes.

5 Q And we looked at figure 6A of Agarwal, and we
6 established that tile 1 is the home tile for the memory
7 address that is being requested; right?

8 A Correct.

9 Q So it's the directory controller of tile 1, if
10 anything, that that passage in column 2 would be referring
11 to. Wouldn't you agree?

12 A Mm, yes. I was showing generally what a
13 coherence controller does. But I was going to walk you
14 through more evidence of what a cache controller does.

15 Q Okay. But the specific issue we're concerned
16 with is the question of whether it is the cache controller
17 of the home tile alone that is responsible for the
18 coherency operation associated with a memory address
19 associated with that home tile?

20 A And my answer is that's not entirely encompassing
21 of what the process is. Cache coherency, in the example
22 we talked about, has to include the data in 602 in tile 2,
23 602 in tile 1, and the main memory. So the reason a
24 request was sent from tile 2 to tile 1 is 'cause there was
25 a cache miss in tile 2. And the cache miss in tile 2 is

1 controlled by the directory controller. That's the job of
2 the directory controller.

3 And the description I pointed you just shows
4 generally the checking that the cache controller does. So
5 if it's sitting in tile 2, then it's going to do that
6 check, whether there's a miss or a hit. And that's where
7 the responsibility collectively or coherence across the
8 system is with all the cache controllers, the distributed
9 portions of the directory controllers.

10 Q Okay. So other than the passage that you've
11 already referenced in column 2, is there anything else in
12 Agarwal that describes cache controller 603 in tile 2 on
13 figure 6A as being responsible for the coherency operation
14 associated with the requested memory address for which
15 tile 1 is the home tile?

16 A So the answer is yes. There's more. And the
17 description in columns 19 and 20 that I read from where we
18 discussed, you know, B1 and then B2, which B2 happens when
19 there's a miss, is controlled by the directory controller
20 that belongs to that tile. It's not the directory
21 controller of the home tile in tile 2 that decides
22 there -- there's a miss. It's the directory controller in
23 tile 2 that makes that determination. So collectively,
24 these controllers ensure the cache coherency in the
25 system.

1 Q Okay. So forgive me, but that seems to be
2 contrary to what Agarwal itself says in column 19. I'm
3 looking at the passage that begins at column 8 -- excuse
4 me, line 8 of column 19 where it says "cache 602 may be
5 serving as an L2 cache after a miss in an L1 cache within
6 the processor 600. After a cache miss, e.g. for a shared
7 data read on tile 2" --

8 A I'm sorry. I missed the beginning where you
9 started. Can you just start again, please?

10 Q Sure.

11 A Slowly, please. Sorry.

12 Q We can look right at the beginning of the
13 paragraph that begins in line 7 of column 19. And it's
14 discussing tile 2 and a processor attempting to read data
15 at an address from its cache 602. And as you previously
16 explained, that's what's shown as action B1. Are you with
17 me?

18 A Yes.

19 Q Okay. So it says, "The cache 602 might be
20 serving as an L2 cache after a miss in an L1 cache within
21 the processor"; right?

22 A Mm-hmm.

23 Q And it says, "After the miss on tile 2, the miss
24 goes as a message through the network to the home tile,
25 tile number 1," and that's action B22.

1 Do you see that?

2 A Yes.

3 Q Okay. So there's no indication that controller
4 603 in tile number 2 was involved in that process, is
5 there?

6 A I disagree. It absolutely is.

7 Q Where --

8 A If you look --

9 Q -- does Agarwal say that?

10 A So the function of the directory controller, as
11 described in many places in Agarwal, is to check for that
12 miss. And I'll give you the examples of where it checks
13 for misses. So I'll start with that second sentence
14 from -- starting at line 10. Okay? It says, "After a
15 cache miss" -- okay? -- "that determination for misses is
16 done by the directory controller." Okay?

17 So, for example, if you look down... let's look
18 at that -- so that's at least the first involvement of the
19 directory controller of tile 2 in the process. And all
20 these messages that you see going back, it talks -- the
21 paragraph is talking about the messages, that's the
22 responsibility of the directory controller.

23 Q I don't want to interrupt, but I'm not sure if
24 you're finished with your answer.

25 A I am. I was going to give you more evidence of

1 what the directory controller does. But that is my
2 answer. That's where the involvement -- at least that's
3 where the involvement of the directory controller of 6 --
4 of tile 2.

5 Q So you read Agarwal as somehow saying that the
6 coherency responsibility for a given memory address is a
7 shared responsibility amongst different directory
8 controllers of different tiles; is that right?

9 A Or the coherency in the entire system, the answer
10 is yes. As I explain, coherency includes the memory and
11 the copies of the data and the various caches.

12 Q Let's look at column 29, please.

13 A Column -- which column, please?

14 Q 29.

15 A 29?

16 Q Yes.

17 A Okay.

18 Q In column 29, Agarwal is describing a situation
19 where an I/O module wants to access memory, and he's
20 referring to it as a "ProxyIO coherence protocol."

21 Do you see that?

22 A I see column 29. Where am I starting?

23 Q I think the discussion begins in the paragraph
24 that starts around line 5.

25 A Okay.

1 Q So --

2 A Yes.

3 Q -- as I understand it, in this situation when an
4 I/O module wants to access a particular memory location,
5 it sends the request to the directory controller that is
6 associated with the home tile of that address; is that
7 right?

8 A Yes. That is the process for the -- this mode
9 to -- where the, for example, a write from I/O module 912
10 will go to the home tile for process.

11 Q Then the directory controller for that home tile
12 handles the I/O request the same way it would handle a
13 request from a processor's core similar to the fashion we
14 discussed with respect to figure 6A; is that right?

15 A That is correct.

16 Q Let's turn back to column number 27, please.

17 A Column what? Sorry.

18 Q 27.

19 A 27. Yes.

20 Q In the paragraph that begins at about line 20 in
21 column 27, Agarwal says, "The tile can also keep a small
22 buffer that contains a list of outstanding transactions
23 along with an acknowledgement counter associated with
24 each."

25 Do you see that?

1 A I do.

2 Q These buffers are maintained per tile; is that
3 correct?

4 A I don't see that it says one way or the other.

5 Q Would it be a buffer for just the directory
6 controller associated with that tile or for all of the
7 directory controllers or do -- is it unclear?

8 A So this thing starts with saying "the coherence"
9 on line 11 of column 27. Starts by talking about "The
10 coherent scheme can be modified further by using the cache
11 state that is used to store directory state for multiple
12 purposes."

13 And continuing, it says, "The tile keeps track of
14 the number of acknowledgment [sic] that have been returned
15 from other tiles. This can be stored as a counter in the
16 same set of bits that are used to store directory
17 information. Each time an acknowledgment comes back, the
18 counter is incremented or decremented."

19 And then it says that "the tile can also keep a
20 small buffer that contains a list of outstanding
21 transaction [sic] along with an acknowledgment counter
22 associated with it [sic]. This information can also be
23 stored in one of the memory storage locations normally
24 used for cache and memory access, such as a memory retry
25 FIFO."

1 So it's not -- I would say it's more it's not
2 100 percent clear that a control is restricted to the
3 tile.

4 Q So the fact that the passage says the tile can
5 keep the buffer, you don't read that as indicating each
6 tile keeps a similar buffer?

7 A Well... I mean, this starts with saying this is
8 an extension of the scheme, the coherent scheme. I mean,
9 it's talking about outstanding transactions, whether it's
10 transactions to the tile itself or other tiles -- you
11 know, from other tiles. I would say it's not 100 percent
12 clear.

13 Q Okay. If we look in the next column, column 28,
14 there's a section 5.1 that begins about line 10 for "I/O
15 Coherence Examples."

16 Do you see that?

17 A Yes.

18 Q In that first paragraph under section 5.1,
19 there's a discussion of an I/O module, and there's
20 reference to "direct memory access" or "DMA transactions
21 initiated from a tile."

22 Do you see that?

23 A Yes.

24 Q What would the person of ordinary skill in the
25 art understand is meant by a "DMA transaction"?

1 A So it depends on the context. I believe in this
2 section, this is referring to the I/O module where the
3 data is stored directly into memory or into ca- -- excuse
4 me -- into the cache rather than directly to the memory.
5 So, generally, a DMA is doing -- is storing data directly
6 to a memory without involving the processor. And the
7 memory could be a main memory; it could be a cache.

8 And in this example, they're using it -- there --
9 what it -- what this is describing, starting on line 23,
10 it says, "An I/O module is also able to process a DMA
11 transaction or otherwise store data directly into the
12 cache" for a given -- "of a given tile."

13 So it's sending it straight there, but that falls
14 under the definition of a DMA.

15 Q And in this description, what unit or item is
16 initiating that DMA transaction?

17 A So line 2, 3 -- line 4 -- so it's saying, "enable
18 the module 912 to process direct memory access (DMA)
19 transactions initiated from a tile."

20 So it's a tile that initiates that transaction.

21 Q Would that be the processor of the tile?

22 A It doesn't say whether it's the processor or the
23 controller. There's a controller in there, so it's not
24 clear which one is initiating the DMA.

25 Q We've been going for about an hour. Do you need

1 to take a break?

2 A Sure. I'll take a ten-minute break.

3 Q Sure. How long would you like? Ten minutes
4 maybe?

5 A Ten sounds good.

6 MR. FAHMI: Okay. Let's go off the record.

7 THE STENOGRAPHER: Off the record at 1:25 p.m.
8 (Off the record.)

9 THE STENOGRAPHER: Back on the record at
10 1:40 p.m.

11 MR. FAHMI: Thank you.

12 BY MR. FAHMI:

13 Q Dr. Hassoun, can you please pull up your copy of
14 the Sinharoy reference, please. It's Exhibit 1006.

15 A Yes.

16 Q You offered testimony concerning Sinharoy as part
17 of your declaration; is that right?

18 A Yes.

19 Q Sinharoy is describing the IBM POWER7 processor;
20 is that correct?

21 A Yes.

22 Q And that's a multicore processor; is that right?

23 A Yes.

24 Q And in addition to the multiple cores, the POWER7
25 processor has a multilevel cache hierarchy; is that

1 correct?

2 A It does.

3 Q If you turn to page 16, please.

4 A Okay.

5 Q At the bottom of the left-hand column, the
6 discussion regarding the "cache hierarchy" begins. And I
7 believe Sinharoy indicates that each one of the cores has
8 an L1 cache; correct?

9 A Yes.

10 Q Each one of the cores also has an L2 cache; is
11 that right?

12 A Yes.

13 Q And there's also an L3 cache that's described as
14 being made up of individual local L3 regions; is that
15 right?

16 A Yes, amongst controllers -- amongst other things.
17 But yes, generally, that's correct.

18 Q We take a look at page 18, please.

19 A Yes.

20 Q In the left-hand column, there's a more detailed
21 discussion of the L2 cache that begins, and we're told in
22 the second sentence under the "L2 cache" heading that it's
23 "comprised of a single centralized controller with two
24 address-hashed data arrays."

25 Do you see that?

1 A Yes.

2 Q Is it your understanding that each core's
3 individual L2 cache has a single centralized controller or
4 is it one single centralized controller for all the L2
5 caches of all the cores?

6 A My understanding is each one of the L2 caches
7 have their own -- has a centralized -- have a controller.
8 That's my understanding.

9 Q If you turn to page 19, please.

10 A I'm there.

11 Q In the left-hand column, there's a heading for
12 the "L3 cache," and the description of the L3 cache
13 follows. Do you see that?

14 A Yes.

15 Q We're told that the L3 cache is a shared
16 32-megabyte cache composed of eight 4-megabyte regions.
17 Do you see that?

18 A Yes.

19 Q And then a couple sentences later, "A given L3
20 region comprises a single centralized controller, with
21 four address-hashed eDRAM cache data banks and four
22 address-hashed SRAM directory banks."

23 Do you see that?

24 A Yes.

25 Q So, again, is it your understanding that each

1 4-megabyte L3 region has its own cache controller or is
2 there one cache controller for the entire 32-megabyte L3
3 cache?

4 A There -- each L3 region has a single centralized
5 controller.

6 Q If you look over in the right-hand column, the
7 second full paragraph in the right-hand column that begins
8 "the centralized L3 region controller."

9 Do you see that?

10 A The centrali- -- yes.

11 Q Is that paragraph indicating that one 4-megabyte
12 L3 region can access another 4-megabyte L3 region?

13 A So it does have a single lateral L3 region
14 dispatch port. So data can go from L3 to -- from one L3
15 region to another L3 region through the controller.

16 Q What do you mean "through the controller"?

17 A Well, it says, "The centralized L3 region
18 controller provides a single core/L2 dispatch port, a
19 single lateral L3 region dispatch port," and so on.

20 So it's the controller that has the port. So
21 it -- therefore, the data needs to go through the
22 controller.

23 Q Pardon me. A couple of paragraphs down in that
24 right-hand column on page 19, there's a paragraph that
25 begins "storage accesses that miss both the L2 cache and

1 the 4-megabyte local L3 region are broadcast to the
2 coherence fabric and snooped by the memory controller,
3 other L2 caches, possibly other L3 caches, and by the
4 seven remote 4-megabyte L3 regions that comprise the
5 remaining 28 megabytes of the on-chip L3 cache."

6 Do you see that?

7 A Yes.

8 Q So is it correct, then, that coherency amongst
9 the caches is maintained by the snooping actions of these
10 various constituents, the memory controller, the other L2
11 caches, the other L3 caches, and the other seven L3
12 regions?

13 A Yes.

14 Q There seems to be a distinction between the other
15 L3 caches and the seven remote 4-megabyte L3 regions that
16 Sinharoy's making in this passage. Do you know what he's
17 referring to?

18 A Well, it says "possibly other L3 caches." Let me
19 look for -- if there's any other L3 caches other than the
20 4-megabyte L3 regions that constitute the caches. The...

21 Let's see. So... well, let me go back for a
22 second on the previous answer. I was reading the rest of
23 the paragraph just to be clear. There's two ways that the
24 L3 data can be shared between L3 regions. If you look at
25 the paragraph we were looking at, and if you look -- count

1 one, two, three, four -- five from the bottom, it says,
2 "Whereas lateral cast-outs access a given 4-megabyte L3
3 region via a lateral L3 region dispatch port (see targeted
4 cases below) or via the snoop dispatch port (see the [sic]
5 state merge cases below)."

6 So just to be clear, you know, there's a couple
7 of paths for the lateral -- the L3 lateral of the -- the
8 lateral L3 region dispatch.

9 So what I was going to go now when you were
10 asking me about the L3, the possible L3 -- other L3
11 caches.

12 So if you look on page 17, the second column,
13 the -- so one, two, three, four -- fifth line down below
14 the table, it says, "Since the POWER7 32-megabyte L3 cache
15 resides on the processor chip, it provides lower latency
16 access (even to 28 megabytes composed of nonlocal L3
17 regions) than the POWER6 off-chip 32-megabyte L3 cache."

18 So seems to indicate on top of the 32-megabit,
19 you know, L3 caches, there's a 28-megabyte nonlocal L3
20 region, part of the L3 cache. So that's -- that might be
21 what they're referring to there. But I don't recall
22 seeing any further discussion of that L3 -- you know, the
23 additional area of nonlocal L3 cache, unless -- let's see.
24 Thirty-two... well, let me go back to that. Unless
25 they're referring to... no. No, the 28 is 32 minus 4.

1 So the non-local L3 region is not an additional
2 reason. It's the other seven 4-megabyte pieces. So I
3 don't know what other L3 region it's referring to in that
4 sentence you described -- you showed me.

5 Q That's fine. If you look at the diagrams,
6 figures 11 and 12 on page 24, it looks like there are
7 arrangements where you could connect multiples of these
8 POWER7 chips?

9 A Yes.

10 Q Could that sentence we were talking about be
11 referring to L3 caches on different chips in an
12 arrangement like what's shown in figure 11 or 12?

13 A It's possible. They -- there are -- there is
14 description of cache coherency across multiple chips in
15 these two pages here.

16 Q Okay. Let's go back to that part of the
17 paragraph on page 19 that you raised. Again, we're
18 looking at the paragraph that begins with "Storage
19 accesses that miss both the L2" and the "local L3."

20 You pointed out there were a couple of situations
21 covered in this paragraph. The first one being that
22 "operations that miss the 4-megabyte local L3 region but
23 hit in the remaining 28 megabytes of the L3 cache access
24 the cache via the snoop dispatch ports."

25 Do you see that?

1 A Yes.

2 Q Is that indicating that a core can access a
3 different L3 region -- that is an L3 region that would be
4 local to another core via the first core's controller's
5 snoop dispatch port?

6 A I'm sorry. You -- you went silent for a fraction
7 of a second, and I lost the beginning of the question. So
8 if you could repeat it, please.

9 Q Sure. Yeah. No problem.

10 I'm wondering if this sentence is indicating that
11 an operation by -- let's call it core 0 that misses core
12 0's local L3 region but hits in, let's say, core 1's L3
13 region, can core 0 then access the data that's in core 1's
14 L3 region via core 0's L3 controller's snoop dispatch
15 port?

16 A That's what that sentence is saying. So that's
17 what happens on a miss. On the bottom of that sen- -- of
18 that paragraph, it says where, yes, "lateral cast-outs
19 access a given 4-megabyte L3 region via the L3 region
20 dispatch port or via the snoop dispatch port. All of the
21 cast-out scenarios are described in detail in the
22 subsequent paragraph."

23 So I can go look, to answer your question,
24 whether it's -- what is it that gets dispatched through
25 the L3 region dispatch port, if that's helpful.

1 Q Yeah. I think that is sort of what's being shown
2 in figure 10 on the next page, at least partially. Isn't
3 it that if there's a cast-out from a core's 4-megabyte
4 local L3 region, it could be -- the data could be cast out
5 into another core's 4-megabyte L3 region rather than all
6 the way back to memory; is that right?

7 A It looks like it. There's the purple -- there's
8 a solid purple line showing, you know, from the one L3
9 region and then the dotted ones indicating that the rest
10 of them have that relationship back to the local L3
11 region.

12 Q And this is discussed in the text on page 20
13 below that figure 10 in the right-hand column. For
14 example, the paragraph begins, "When a lateral cast-out
15 from an L3 region" and goes on. And then sort of midway
16 down that paragraph, there's a sentence that reads, "If
17 the lateral cast-out is accepted by the targeted L3 region
18 and needs to allocate a line (i.e., does not find an
19 invalid slot), it also preferentially selects the LRU" --
20 and I assume that's least recently used -- "line from the
21 second class, only displacing the first-class line if no
22 second-class lines exist."

23 Do you see the passage I'm referring to?

24 A I do.

25 Q So is that indicating that if one L3 region wants

1 to cast-out data into another L3 region, the controller
2 for that other L3 region has to accept the data?

3 A That's what it says. Yes.

4 Q If I can have you turn to page 22, please.

5 A Yes.

6 Q In the right-hand column, the discussion of the
7 "I/O subsystem" begins. And at the end of that first
8 paragraph under that section heading, it indicates that
9 the POWER7 I/O controllers "support cache injection."

10 Do you see that?

11 A Yes.

12 Q And this cache injection enables DMA write
13 traffic to be written directly into the cache instead of
14 memory; is that right?

15 A Yes.

16 Q This seems similar to the kind of DMA transaction
17 we were talking about -- I think it was in connection with
18 Agarwal; is that right?

19 A Yes. It's writing straight from the I/O into a
20 cache rather than into memory. So it's without writing
21 into memory.

22 Q And that's the case if a core's L2 or L3 owns a
23 copy of that memory address; right?

24 A I don't recall it talked about the details of how
25 that's done, you know, whether it owns it or what needs to

1 happen. But, you know, the disclosure is that the writing
2 can happen directly into the cache.

3 Q If you look back at page 17.

4 A Page 17?

5 Q Yes. Page 17.

6 A Mm-hmm.

7 Q In the right-hand column, the paragraph that
8 begins "As shown in table 2," a little bit further down in
9 that same paragraph, there's a discussion of "cache
10 injection."

11 A Okay. Yeah, I see it.

12 Q And I think Sinharoy indicates that the DMA write
13 operation from the I/O device can occur if the core's L2
14 or L3 "owns a copy of the targeted cache line."

15 A Yes. That's what it says. So it does disclose
16 that cache needs to own it.

17 Q Can you turn to page 23, please?

18 A Okay.

19 Q In the left-hand column, in the second full
20 paragraph, it begins, "The on-chip coherence interconnect
21 routes two sets (even and odd cache line) of coherence
22 requests through the horizontal trunk," et cetera.

23 Do you see that paragraph I'm referring to?

24 A I do.

25 Q So here, in this paragraph and the next one --

1 and feel free to read them if you need to refresh your
2 memory -- Sinharoy is talking about how the coherence is
3 affected in the processor; is that right?

4 A So it is describing part of the communication
5 regarding the coherence algorithm that's here where
6 there's -- everybody receives that information. So it is
7 broadcast.

8 Q And by "everybody," are you referring to the
9 units that we discussed earlier -- I think it was on
10 page 19 -- that there was the controllers for the L2
11 caches, the controllers for the different L3 regions, and,
12 I guess, the I/O as well; is that right?

13 A Yes. And, also, this is discussing even they are
14 sent to the SMP interconnects, which are the ones -- the
15 interconnects that are used to connect the various chips
16 if there are multiple chips that are attached together.

17 Q So each of those different controllers
18 participate in this snooping behavior when something is
19 broadcast on the coherence interconnect; is that right?

20 A Yes. All of the controllers are involved in the
21 process.

22 Q In that regard, are they acting as peers or is
23 one controller an agent or somehow under the direction of
24 a different controller?

25 A Ask the question again, please.

1 Q In the coherence operations that you just
2 described, are the different controllers acting as peers
3 or are -- is one acting under the direction of another?

4 A Well, I'm not -- I don't know what you mean by
5 "peers." They're operating collectively, but they're
6 doing different functions as they need to. For example,
7 the controller that's broadcasting is performing that
8 operation. The controllers that are listening are doing,
9 you know, particular checks. But collectively, they
10 perform the cache coherency operation.

11 Q So the ones that are listening, they're each
12 listening with respect to the cache lines or memory
13 addresses that they have responsibility for; is that
14 right?

15 A They're listening to all of them, but yes. If
16 there's a hit -- if they perceive a hit, they will get
17 involved in the process.

18 Q I'd like to go back to the '228 patent, please.
19 This was Exhibit 1001 that we discussed earlier today.

20 A Which patent? Sorry.

21 Q The '228 patent, the one that's the subject --

22 A Oh, '228.

23 Q -- of your declaration.

24 A Yes. That one.

25 Q If you could turn back to Claim 1, please.

1 A Okay.

2 Q Earlier we discussed the term "caching agent."
3 Do you remember that?

4 A Yes.

5 Q And Claim 1 indicates that the caching agent is a
6 "single caching agent for the multicore processor."
7 Do you see that?

8 A Yes.

9 Q Do you understand the claim as saying that it's
10 this single caching agent that is performing coherency
11 operations for all of the cores and the integrated
12 input/output module?

13 A Well, it's a single caching agent that includes a
14 plurality of distributed portions. So collectively they
15 are performing the caching agent function of cache
16 coherency, exactly like the Sinharoy and Agarwal structure
17 where you have a multiplicity of the distri- -- you know,
18 you have portions that are distributed amongst the
19 processors, and collectively they're responsible for the
20 cache coherency function of the entire system.

21 Q Okay. So I'm only asking about what the claim
22 says, Dr. Hassoun, not about any of the references.
23 The -- it's -- as far as this claim is concerned, it's the
24 single caching agent that includes the plurality of
25 distributed portions that performs the coherency

1 operations for all of the cores and the integrated
2 input/output module; is that right?

3 A I don't know why you're rephrasing that, so I'm
4 just going to read the claim. It's "a single caching"
5 agents -- "agent for the" multi-processor -- "multicore
6 processor, and including a plurality of distributed
7 portions, each associated with a corresponding one of the
8 plurality of cores."

9 I think it's as clear as it can get. I don't
10 need to explain it any further.

11 Q It says, the caching agent performs "cache
12 coherency operations for the plurality of cores and the
13 IIO module"; is that right?

14 A That is correct.

15 Q And that is the same caching agent that is the
16 single agent; is that right?

17 A Yes.

18 Q So that single caching agent maintains the
19 coherence state across all of the cores and the IIO
20 module; is that right?

21 A Maintains? It performs the operation. I don't
22 know what you mean by "maintains." So it's performing
23 these operations.

24 Q One of the operations would be to maintain the
25 coherency state; isn't that true?

1 A That's possible, yes.

2 Q During our breaks today, Dr. Agarwal [sic], did
3 you discuss the substance of your testimony with anyone?

4 A I did not.

5 MR. FAHMI: Well, thank you. I appreciate your
6 time today. I don't have any further questions at this
7 time. I'll pass --

8 MR. ANDERSON: I don't have any --

9 MR. FAHMI: -- the witness.

10 MR. ANDERSON: Oh, I'm sorry. I apologize.

11 I don't have any questions. We can go off the
12 record.

13 THE STENOGRAPHER: Off the record at 2:25.

14 (Time noted 2:25 p.m.)

15

16

17

18

19

20

21

22

23

24

25

CERTIFICATE OF SHORTHAND REPORTER - NOTARY PUBLIC

I, JUSTYNE N. JOHNSON, Certified Reporter and Notary Public within and for the State of California do hereby certify:

That MARWAN HASSUON, PH.D., the witness whose deposition is hereinbefore set forth, was duly sworn by me before the commencement of such deposition and that such deposition was taken before me and is a true record of the testimony given by such witness.

I further certify that the adverse party, TAREK FAHMI, ESQ., was represented by counsel at the deposition.

I further certify that the deposition of MARWAN HASSUON, PH.D., occurred via Zoom videoconference, on Wednesday, November 12, 2025, commencing at 10:04 a.m. to 2:25 p.m.

I further certify that I am not related to any of the parties to this action by blood or marriage, I am not employed to any of the parties to this action, and that I am in no way interested, financially or otherwise, in the outcome of this matter.

1 IN WITNESS WHEREOF, I have hereunto set my hand this
2 12th day of November, 2025.

3
4 My commission expires: October 31, 2026
5
6
7
8
9

10 *Justyne Johnson*
11 -----
12
13
14
15
16
17
18
19
20
21
22
23
24
25

A			
a1	54:7, 55:24,	address	38:4, 38:16,
4:25, 5:3	66:19, 67:4,	25:23, 54:8,	40:12, 43:20,
able	68:24, 69:20,	54:10, 55:11,	44:1, 44:23,
70:10	70:18, 74:12,	55:13, 56:7,	46:1, 47:24,
about	76:2, 76:16,	56:21, 56:23,	52:21, 56:1,
6:24, 16:2,	77:23, 78:2,	57:8, 58:2,	56:10, 57:18,
19:11, 21:12,	78:13, 78:19	58:6, 58:20,	59:2, 64:9,
24:25, 25:22,	accessed	59:1, 59:4,	73:25, 77:17,
26:4, 26:9,	22:21	59:6, 60:9,	82:25
28:20, 29:24,	accesses	62:7, 62:18,	against
30:2, 30:22,	25:23, 74:25,	63:14, 64:15,	15:19
32:10, 32:14,	77:19	66:6, 67:6,	agarwal
33:6, 33:24,	accordance	80:23	51:17, 51:20,
37:12, 37:14,	37:24	address-hashed	52:5, 52:9,
37:18, 37:21,	accurate	72:24, 73:21,	52:10, 53:2,
37:23, 38:2,	54:25	73:22	53:3, 53:8,
38:25, 47:24,	accurately	addresses	55:4, 56:21,
48:3, 48:22,	45:14	83:13	57:22, 59:5,
48:23, 49:15,	acknowledgement	advance	59:15, 62:5,
50:20, 52:2,	67:23	6:17	63:12, 64:2,
52:4, 52:11,	acknowledgment	adverse	65:9, 65:11,
53:10, 57:20,	68:14, 68:17,	87:13	66:5, 66:18,
57:21, 59:4,	68:21	advise	67:21, 80:18,
62:22, 65:21,	acronym	13:11	84:16, 86:2
67:20, 68:9,	31:25	advising	agent
69:9, 69:14,	across	13:17	28:6, 28:10,
70:25, 76:10,	44:8, 63:7,	advisory	28:11, 28:15,
77:10, 80:17,	77:14, 85:19	13:13	29:20, 29:21,
80:24, 82:2,	acting	affected	30:5, 36:13,
84:21, 84:22	82:22, 83:2,	82:3	36:16, 36:21,
absolutely	83:3	affiliation	37:1, 37:3,
35:15, 59:17,	action	12:12, 14:11,	37:14, 37:18,
65:6	55:18, 59:24,	14:14	37:24, 38:2,
abstract	64:16, 64:25,	affiliations	38:6, 38:7,
37:13	87:21, 87:22	12:7	38:8, 38:13,
academia	actions	afraid	38:15, 38:17,
31:3	75:9	25:11	38:19, 38:25,
academic	active	after	39:3, 39:5,
12:8, 12:12,	14:3	50:14, 55:15,	39:8, 39:13,
13:2, 33:21,	actually	64:5, 64:6,	39:15, 39:18,
34:1	52:20, 61:18	64:20, 64:23,	39:24, 40:4,
accept	add	65:14	40:10, 40:16,
80:2	41:11, 44:25	again	41:1, 41:6,
accepted	addition	20:21, 24:6,	41:7, 41:12,
79:17	56:25, 71:24	24:18, 24:23,	41:14, 41:17,
access	additional	25:2, 25:18,	41:21, 41:25,
22:17, 54:5,	33:7, 42:20,	26:7, 27:19,	42:2, 42:4,
	76:23, 77:1	29:1, 32:5,	42:5, 42:7,

<p>42:9, 42:10, 42:12, 42:14, 42:15, 42:18, 42:19, 42:22, 43:7, 43:10, 43:11, 43:12, 43:13, 45:23, 46:4, 46:8, 46:13, 49:8, 82:23, 84:2, 84:5, 84:6, 84:10, 84:13, 84:15, 84:24, 85:5, 85:11, 85:15, 85:16, 85:18 agents 37:2, 40:5, 40:23, 42:3, 85:5 ago 14:16, 16:2 agree 56:20, 58:2, 58:7, 58:8, 62:11 ahead 7:24, 22:1 alarm 9:25 alewife 61:20, 61:23 algorithm 23:1, 82:5 all 2:2, 9:9, 9:14, 9:23, 12:24, 15:14, 18:7, 24:23, 30:2, 32:20, 32:21, 33:14, 37:2, 37:7, 38:10, 38:16, 38:20, 39:7, 42:13, 51:16, 52:16, 52:24, 54:4, 54:14, 54:15, 56:24, 63:8,</p>	<p>65:19, 68:6, 73:4, 73:5, 78:20, 79:5, 82:20, 83:15, 84:11, 85:1, 85:19 allocate 79:18 allocation 41:22, 41:23, 42:1, 45:3, 45:6, 45:9, 45:11, 45:12, 45:15, 45:20, 45:24, 46:5, 46:8, 46:10, 49:9 almost 25:5 alone 62:17 along 59:23, 67:23, 68:21 already 43:1, 63:11 also 3:21, 12:13, 17:5, 17:7, 17:11, 17:12, 24:10, 24:21, 38:20, 43:14, 45:23, 52:18, 52:22, 53:14, 54:4, 67:21, 68:19, 68:22, 70:10, 72:10, 72:13, 79:19, 82:13 amongst 66:7, 72:16, 75:8, 84:18 analysis 26:12, 34:20, 35:11, 43:3 analyzed 35:20 anderson 3:14, 6:20,</p>	<p>6:25, 7:15, 9:13, 9:19, 11:14, 11:21, 15:25, 17:13, 50:19, 86:8, 86:10 annotations 11:1 another 6:7, 9:6, 14:1, 28:2, 37:17, 38:1, 38:14, 38:18, 38:24, 39:5, 41:17, 57:24, 74:12, 74:15, 78:4, 79:5, 80:1, 83:3 answer 5:8, 9:5, 9:6, 18:12, 25:20, 43:1, 44:2, 44:22, 45:14, 47:6, 47:7, 47:24, 52:21, 59:9, 62:20, 63:16, 65:24, 66:2, 66:9, 75:22, 78:23 anticipate 6:5 any 6:9, 6:17, 8:23, 9:11, 11:13, 11:24, 12:3, 12:8, 13:3, 13:4, 13:13, 14:6, 14:11, 14:14, 15:20, 16:15, 17:1, 24:10, 30:5, 30:21, 33:10, 34:5, 34:6, 35:24, 42:25, 44:22, 49:18, 50:2, 56:21, 60:2, 75:19, 76:22, 84:22, 85:10,</p>	<p>86:6, 86:8, 86:11, 87:20, 87:22 anybody 6:22 anyone 11:9, 11:14, 11:21, 51:5, 86:3 anything 6:21, 11:1, 11:16, 13:6, 13:7, 13:14, 14:8, 20:18, 40:15, 40:19, 48:1, 54:20, 62:10, 63:11 anywhere 15:11 apologize 6:17, 10:2, 15:13, 19:14, 20:16, 52:18, 86:10 apparatus 41:21 appeal 1:3 appearances 3:1 appearing 2:2, 8:4 appears 46:15, 60:22 appli 23:21 application 4:24, 5:2, 20:5, 20:13, 21:13, 21:16, 40:3, 40:6 appointment 12:9, 13:3, 61:24 appreciate 86:5 approximately 16:6, 17:14,</p>
---	--	---	--

<p>38:15, 59:20 arbitration 13:24 architect 24:7 architecture 22:25, 33:5, 33:6, 33:7, 33:18, 33:22, 34:8, 43:23 architectures 33:24 area 76:23 areas 32:3, 32:15 arm 1:5, 7:5, 7:16, 14:12, 14:16, 14:17, 14:23 around 66:24 arrangement 77:12 arrangements 77:7 arrays 72:24 arrive 31:1 arrived 31:6 arriving 30:21 arrow 55:21 art 16:11, 19:2, 19:19, 20:1, 30:18, 30:22, 31:11, 32:6, 32:18, 32:19, 33:9, 33:11, 34:2, 34:13, 34:24, 36:9, 36:17, 39:7, 39:11, 39:15, 39:23, 40:11,</p>	<p>40:21, 40:25, 43:5, 43:10, 43:12, 43:19, 43:25, 44:13, 44:18, 45:7, 46:16, 46:20, 47:5, 47:23, 50:5, 52:9, 61:6, 69:25 article 4:20 ascenda 3:4 asked 9:14, 16:8, 16:10, 21:11, 55:9 asking 8:22, 9:4, 9:6, 76:10, 84:21 aspect 14:4 aspects 32:17 assigned 52:14, 53:23, 54:2 associated 28:16, 37:19, 54:9, 58:19, 62:18, 62:19, 63:14, 67:6, 67:23, 68:6, 68:22, 85:7 assume 79:20 attached 59:22, 62:3, 82:16 attempting 55:12, 64:14 attempts 55:11 attending 6:5 attorney 3:6, 3:15 avenue 3:16</p>	<p>aware 6:7 away 6:9, 20:21, 22:11</p> <hr/> <p>B</p> <hr/> <p>b1 54:14, 54:21, 55:9, 55:10, 57:13, 63:18, 64:16 b2 54:14, 55:18, 55:24, 63:18 b3 54:14, 55:21, 55:22, 55:23, 55:24, 55:25 b4 56:2, 56:3 b5 56:5, 56:6, 56:9 b6 56:10, 56:12 b7 54:16, 56:14 bachelor's 31:12 back 10:4, 10:9, 21:7, 31:5, 37:11, 38:13, 40:8, 46:24, 50:25, 53:1, 53:9, 56:1, 56:3, 56:12, 56:17, 57:14, 57:15, 59:9, 65:20, 67:16, 68:17, 71:9, 75:21, 76:24, 77:16, 79:6, 79:10, 81:3, 83:18, 83:25 background 60:23, 61:1,</p>	<p>61:5, 61:9 backup 6:8 bandwidth 49:18, 50:2 banks 73:21, 73:22 based 31:2, 56:20, 59:24 basic 32:23 basics 32:12, 32:13 basis 13:11 because 18:17, 33:5, 57:21, 58:19, 59:9, 60:16, 60:17 been 7:21, 15:8, 15:17, 16:2, 20:7, 34:2, 50:13, 68:14, 70:25 before 1:3, 2:4, 6:14, 8:17, 9:4, 9:6, 16:5, 17:21, 22:21, 27:13, 44:5, 58:9, 61:2, 87:9, 87:10 beginning 2:3, 48:22, 49:15, 49:23, 52:4, 60:7, 60:22, 64:8, 64:12, 78:7 begins 52:2, 53:10, 64:3, 64:13, 66:23, 67:20, 69:14, 72:6, 72:21, 74:7, 74:25, 77:18,</p>
---	---	--	--

79:14, 80:7, 81:8, 81:20 behalf 2:2, 7:14, 7:16, 14:16, 15:19 behavior 82:18 being 20:9, 24:5, 24:20, 24:25, 25:20, 39:8, 42:11, 44:8, 44:11, 50:6, 57:12, 57:14, 62:7, 63:13, 72:14, 77:21, 79:1 believe 14:15, 14:25, 16:22, 28:9, 44:22, 52:16, 61:21, 70:1, 72:7 belongs 63:20 below 76:4, 76:5, 76:13, 79:13 best 6:7, 11:7 better 42:25, 57:23 between 17:16, 23:18, 23:24, 29:11, 29:20, 35:6, 57:18, 58:11, 59:13, 75:14, 75:24 bit 28:5, 50:14, 50:15, 53:1, 59:3, 81:8 bit-wide 21:17 bits 68:16	block 55:18, 56:4 blood 87:21 blumrich 17:19, 17:25, 18:4, 21:11, 23:3, 23:13, 24:25, 25:2, 25:13, 26:15 board 1:3 both 38:3, 38:7, 57:1, 58:9, 60:16, 74:25, 77:19 bottom 72:5, 76:1, 78:17 break 10:2, 10:3, 11:21, 12:3, 20:24, 50:14, 50:20, 51:4, 59:3, 71:1, 71:2 breaks 86:2 bring 26:23 broad 45:9 broadcast 75:1, 82:7, 82:19 broadcasting 83:7 broader 41:13, 41:17, 42:3, 44:25 broke 10:13 buffer 48:25, 67:22, 68:5, 68:20, 69:5, 69:6 buffers 26:16, 68:2	build 32:22, 32:23 building 32:10, 32:11 bus 25:17 byte 20:8, 20:14 <hr/> C <hr/> ca 70:3 cached 25:24 caches 18:6, 18:18, 23:1, 25:23, 33:6, 34:9, 47:25, 57:1, 58:14, 66:11, 73:5, 73:6, 75:3, 75:9, 75:11, 75:15, 75:18, 75:19, 75:20, 76:11, 76:19, 77:11, 82:11 caching 36:13, 36:16, 36:21, 37:1, 37:2, 37:3, 37:14, 37:18, 37:24, 38:2, 38:6, 38:12, 38:14, 38:17, 38:19, 38:25, 39:3, 39:5, 39:8, 39:13, 39:15, 39:18, 39:24, 40:4, 40:5, 40:9, 40:16, 40:22, 41:1, 41:6, 41:7, 41:12, 41:14, 41:16, 41:21, 41:25, 42:2, 42:3, 42:4, 42:5,	42:6, 42:9, 42:10, 42:12, 42:14, 42:15, 42:18, 42:19, 42:22, 43:7, 43:9, 43:10, 43:12, 43:13, 45:23, 46:4, 46:8, 46:13, 49:8, 84:2, 84:5, 84:6, 84:10, 84:13, 84:15, 84:24, 85:4, 85:11, 85:15, 85:18 california 3:9, 7:8, 87:4 call 78:11 called 31:23 can't 50:18 cannot 11:24, 42:25 case 1:11, 13:24, 14:23, 14:24, 22:10, 38:13, 48:16, 55:13, 57:19, 80:22 cases 13:23, 76:4, 76:5 cast 79:4 cast-out 78:21, 79:3, 79:14, 79:17, 80:1 cast-outs 76:2, 78:18 cater 33:20 cause 37:8, 62:24 centrali 74:10
---	--	--	--

<p>centralized 24:22, 72:23, 73:3, 73:4, 73:7, 73:20, 74:4, 74:8, 74:17 certain 16:13 certificate 87:1 certification 7:10 certified 2:5, 7:9, 7:21, 87:3 certify 87:5, 87:13, 87:15, 87:20 cetera 57:23, 81:22 chance 30:11 channel 11:13, 11:15 chat 11:15 check 59:22, 61:21, 63:6, 65:11 checking 63:4 checks 65:12, 83:9 chip 32:25, 76:15 chips 32:14, 77:8, 77:11, 77:14, 82:15, 82:16 choose 31:21 circuit 32:5, 32:25, 33:17, 34:4, 46:21 cla 13:4 claim 34:16, 34:19,</p>	<p>35:12, 36:2, 36:3, 36:12, 36:13, 39:3, 39:5, 40:10, 40:17, 41:18, 41:20, 41:21, 41:25, 42:3, 42:4, 42:6, 42:7, 42:9, 42:10, 42:12, 42:15, 42:16, 42:17, 42:18, 42:19, 42:20, 42:24, 43:7, 43:14, 44:24, 45:2, 45:19, 45:23, 46:4, 46:15, 46:24, 46:25, 47:9, 47:16, 47:19, 48:18, 49:5, 49:7, 50:6, 83:25, 84:5, 84:9, 84:21, 84:23, 85:4 claimed 41:6, 43:13 claims 16:13, 35:17, 35:20, 35:24, 39:2, 40:23, 41:2, 41:8, 41:9, 41:11, 41:13, 41:15, 41:17, 42:23, 43:13, 44:21, 44:25 clarify 8:25 class 79:21 classes 13:3, 13:4, 33:10, 33:16, 33:17, 33:18 clean 9:14, 11:2 clear 27:2, 29:8,</p>	<p>44:10, 57:20, 69:2, 69:12, 70:24, 75:23, 76:6, 85:9 clients 14:5 closer 22:14 cluster 29:20, 30:4 clusters 27:12, 27:14, 27:17, 27:22, 28:11, 28:17, 28:19, 28:24, 29:25 coherence 18:5, 18:7, 18:11, 18:15, 19:1, 23:10, 23:15, 23:19, 23:25, 24:3, 24:6, 24:8, 24:11, 24:15, 24:16, 25:16, 26:10, 52:1, 56:23, 56:25, 57:4, 59:21, 60:1, 60:4, 60:6, 60:7, 60:10, 60:11, 60:15, 60:25, 61:19, 62:2, 62:13, 63:7, 66:20, 68:8, 69:15, 75:2, 81:20, 81:21, 82:2, 82:5, 82:19, 83:1, 85:19 coherency 34:10, 37:14, 37:20, 37:22, 39:1, 39:4, 39:9, 39:16, 39:19, 40:6, 40:14, 40:16, 43:15, 43:18,</p>	<p>43:22, 43:23, 43:25, 44:3, 44:6, 44:7, 44:11, 44:16, 44:20, 45:1, 53:19, 53:22, 54:1, 57:18, 58:6, 58:11, 58:12, 58:13, 58:17, 58:25, 59:5, 59:13, 62:18, 62:21, 63:13, 63:24, 66:6, 66:9, 66:10, 75:8, 77:14, 83:10, 84:10, 84:16, 84:20, 84:25, 85:12, 85:25 coherent 68:10, 69:8 col 49:20 collectively 57:3, 63:7, 63:23, 83:5, 83:9, 84:14, 84:19 column 20:6, 35:18, 37:17, 38:5, 38:10, 38:11, 38:15, 38:19, 38:21, 38:23, 38:24, 47:9, 48:2, 48:22, 49:14, 49:20, 49:21, 51:25, 52:11, 52:16, 52:17, 52:19, 52:20, 52:23, 52:24, 53:9, 59:20, 60:22, 62:10, 63:11, 64:2, 64:3, 64:4, 64:13, 66:12, 66:13, 66:18, 66:22,</p>
---	---	--	--

67:16, 67:17, 67:21, 68:9, 69:13, 72:5, 72:20, 73:11, 74:6, 74:7, 74:24, 76:12, 79:13, 80:6, 81:7, 81:19 columns 53:20, 63:17 combination 27:6, 53:18 combined 38:6 come 57:3 comes 14:2, 26:5, 57:13, 68:17 coming 13:10, 51:12, 56:3 commencement 87:9 commencing 87:17 commission 88:4 common 24:16, 46:18, 46:22, 46:23 communication 29:25, 82:4 communications 11:14, 11:15, 14:20 companies 14:21 company 12:15 compared 41:3, 43:9 complementary 6:15 complete 11:25, 35:6, 47:7, 47:12 completely 34:19, 34:22,	35:5 completion 47:13 component 37:19 components 32:20, 38:12 composed 73:16, 76:16 comprise 75:4 comprised 72:23 comprises 73:20 computer 6:10, 9:13, 10:14, 31:12, 32:21, 33:4, 33:18, 33:22, 34:7 concentrations 31:22 concept 24:4, 24:7 concepts 32:25 concerned 62:15, 84:23 concerning 17:24, 30:18, 58:18, 71:16 concerns 8:12 conclude 43:12 conduct 16:20 configured 38:2, 39:1 confirm 29:6, 29:8 confirmation 47:13 confirms 44:15 connect 6:13, 77:7,	82:15 connecting 6:13 connection 8:10, 8:13, 14:7, 14:10, 14:23, 15:23, 16:16, 20:13, 35:21, 61:24, 80:17 considered 47:11 consistencies 19:5 consistency 18:20, 19:9 consistently 41:7, 44:21 constituents 75:10 constitute 75:20 construction 34:16 consult 30:21, 30:25, 57:7 consulting 12:14, 13:20, 13:25, 14:4, 14:6 consults 57:11 consuming 49:18, 50:2 contains 67:22, 68:20 context 18:10, 19:21, 21:13, 21:16, 31:17, 43:3, 70:1 continue 20:22 continues 25:25 continuing 48:23, 68:13	continuously 52:10 contrary 64:2 control 24:14, 69:2 controlled 57:13, 63:1, 63:19 controller 26:2, 53:15, 53:17, 53:18, 53:21, 54:1, 54:9, 56:22, 57:2, 57:6, 57:7, 57:8, 57:14, 57:16, 57:21, 58:5, 58:17, 58:20, 59:10, 59:11, 59:19, 59:21, 60:1, 60:4, 60:6, 60:7, 60:10, 60:11, 60:13, 60:17, 60:25, 61:8, 61:10, 61:11, 61:19, 62:2, 62:9, 62:13, 62:14, 62:16, 63:1, 63:2, 63:4, 63:12, 63:19, 63:21, 63:22, 65:3, 65:10, 65:16, 65:19, 65:22, 66:1, 66:3, 67:5, 67:11, 68:6, 70:23, 72:23, 73:3, 73:4, 73:7, 73:20, 74:1, 74:2, 74:5, 74:8, 74:15, 74:16, 74:18, 74:20, 74:22, 75:2, 75:10, 80:1, 82:23,
--	--	--	---

82:24, 83:7 controller's 78:4, 78:14 controllers 58:24, 59:7, 60:16, 63:8, 63:9, 63:24, 66:8, 68:7, 72:16, 80:9, 82:10, 82:11, 82:17, 82:20, 83:2, 83:8 conversations 6:11 copies 9:14, 11:5, 66:11 copy 15:1, 18:19, 19:12, 26:2, 26:3, 51:18, 71:13, 80:23, 81:14 core 14:17, 22:12, 22:15, 26:20, 27:17, 30:4, 54:7, 67:13, 74:18, 78:2, 78:4, 78:11, 78:12, 78:13, 78:14 core's 73:2, 78:4, 79:3, 79:5, 80:22, 81:13 core-cache 27:12, 27:17, 27:22, 28:17, 28:18, 28:24, 29:20, 29:24 core-cash 28:11 cores 37:15, 71:24, 72:7, 72:10, 73:5, 84:11, 85:1, 85:8,	85:12, 85:19 correct 11:5, 17:23, 18:1, 22:8, 22:9, 22:15, 25:17, 26:14, 27:4, 28:1, 28:3, 28:4, 28:14, 30:13, 30:20, 31:15, 31:16, 34:16, 35:10, 35:22, 45:21, 45:22, 48:11, 48:12, 51:23, 51:24, 53:12, 53:16, 53:21, 53:25, 61:3, 61:21, 62:8, 67:15, 68:3, 71:20, 72:1, 72:8, 72:17, 75:8, 85:14 correctly 21:19, 22:20, 35:3, 42:21, 44:9, 54:6 correspo 28:19 correspond 28:11, 28:18, 28:24 correspondence 28:20, 28:22, 29:9, 29:19, 30:3 corresponding 30:4, 85:7 corresponds 29:21, 29:22 could 18:19, 20:2, 24:21, 34:6, 70:7, 77:7, 77:10, 78:8, 79:4, 83:25 counsel 7:12, 87:14	count 75:25 counter 67:23, 68:15, 68:18, 68:21 couple 8:21, 17:13, 27:21, 34:15, 48:13, 73:19, 74:23, 76:6, 77:20 coupled 41:24 couples 27:12 course 21:1, 33:13, 55:1 courses 32:22, 32:23 court 8:9, 9:7 cover 32:5 covered 32:16, 77:21 cpu 38:3, 38:7 csr 1:22 current 12:7, 14:6, 15:20, 59:25 currently 13:14 curriculum 4:16 customary 36:17, 40:11, 43:19, 45:7, 46:16, 47:5, 47:23 cv 14:25, 15:1, 15:12, 15:14 <hr/> D <hr/> daedalus 1:8, 7:5, 7:14,	8:8, 15:20 data 20:8, 24:17, 44:7, 46:10, 48:6, 48:17, 49:8, 49:16, 50:1, 55:11, 55:12, 56:3, 56:12, 56:18, 57:4, 57:12, 57:14, 58:1, 58:13, 58:18, 58:19, 60:11, 62:22, 64:7, 64:14, 66:11, 70:3, 70:5, 70:11, 72:24, 73:21, 74:14, 74:21, 75:24, 78:13, 79:4, 80:1, 80:2 day 88:2 days 17:13 deal 13:16 dealing 34:7 december 16:4, 31:7 decide 43:6 decided 40:25, 43:5 decides 63:21 decision 17:7, 17:9 declaration 4:11, 8:13, 9:17, 16:3, 16:12, 16:15, 16:19, 17:5, 17:8, 17:12, 17:25, 26:13, 27:3, 30:7, 30:11, 35:22,
---	--	--	--

43:4, 51:23, 55:3, 55:6, 71:17, 83:23 decremented 68:18 dedicated 37:18 define 25:21 defined 34:19, 34:22, 35:5, 35:25 defining 39:12 definitely 39:20 definition 35:2, 35:6, 42:3, 70:14 degree 31:12 denial 10:20, 10:22 dependent 24:23, 41:10 depending 42:23 depends 24:6, 33:19, 42:17, 43:22, 45:8, 70:1 deponent 7:10 depos 7:10 deposition 1:14, 2:1, 6:16, 7:6, 8:4, 8:7, 8:16, 8:22, 11:13, 17:2, 17:15, 25:5, 30:12, 87:8, 87:9, 87:10, 87:14, 87:15 describe 40:1, 59:5, 61:6 described 36:19, 39:25,	40:25, 41:4, 48:15, 54:17, 57:11, 60:5, 65:11, 72:13, 77:4, 78:21, 83:2 describes 54:15, 63:12 describing 24:3, 48:12, 50:9, 61:2, 61:7, 66:18, 70:9, 71:19, 82:4 description 4:8, 18:12, 18:25, 24:2, 29:3, 38:9, 40:4, 47:14, 48:24, 53:6, 54:12, 56:19, 56:20, 61:9, 63:3, 63:17, 70:15, 73:12, 77:14 descriptions 32:9 design 32:5, 33:5, 34:4, 34:8 designation 22:11, 22:14, 22:16 designing 32:25, 33:1, 34:6 desktop 9:15 detail 25:15, 78:21 detailed 53:20, 72:20 details 24:12, 29:2, 38:11, 80:24 determination 60:2, 60:9, 63:23, 65:15	determine 24:13, 35:4, 59:24, 60:18 determined 40:22 development 33:23, 34:8 device 41:24, 45:21, 49:17, 50:1, 50:11, 81:13 diagrams 77:5 difference 23:18 different 13:12, 31:20, 31:21, 35:5, 41:14, 41:15, 42:6, 42:10, 42:15, 42:22, 44:8, 46:19, 48:1, 58:24, 59:7, 66:7, 66:8, 77:11, 78:3, 82:11, 82:17, 82:24, 83:2, 83:6 direct 69:20, 70:18 direction 57:15, 82:23, 83:3 directly 46:10, 49:8, 49:17, 50:1, 70:3, 70:4, 70:5, 70:11, 80:13, 81:2 director 12:10 directorally 24:22 directory 24:16, 24:21, 24:23, 24:25, 25:9, 25:13, 53:14, 53:15,	53:17, 53:18, 53:19, 53:21, 53:25, 54:9, 56:6, 56:8, 56:22, 57:13, 57:16, 58:5, 58:24, 59:7, 59:10, 59:11, 59:19, 59:21, 59:22, 59:23, 60:12, 61:8, 61:10, 61:11, 62:2, 62:9, 63:1, 63:2, 63:9, 63:19, 63:20, 63:22, 65:10, 65:16, 65:19, 65:22, 66:1, 66:3, 66:7, 67:5, 67:11, 68:5, 68:7, 68:11, 68:16, 73:22 directory-based 23:14, 23:19, 23:25, 24:3, 24:6, 24:8, 24:16 disagree 65:6 disce 10:21 disclose 81:15 disclosure 57:10, 81:1 discrepancy 44:23 discretionary 10:22 discuss 11:20, 51:4, 86:3 discussed 16:14, 23:14, 27:3, 51:23, 60:14, 63:18, 67:14, 79:12,
---	---	---	---

82:9, 83:19, 84:2 discusses 25:9 discussing 21:10, 34:16, 62:2, 64:14, 82:13 discussion 20:7, 27:7, 28:6, 38:5, 52:1, 66:23, 69:19, 72:6, 72:21, 76:22, 80:6, 81:9 discussions 6:9 dispatch 74:14, 74:18, 74:19, 76:3, 76:4, 76:8, 77:24, 78:5, 78:14, 78:20, 78:25 dispatched 78:24 displacing 79:21 distinction 23:24, 75:14 distinguish 57:23 distri 84:17 distributed 24:22, 25:1, 25:9, 25:13, 28:10, 63:8, 84:14, 84:18, 84:25, 85:6 divided 28:15 dma 69:20, 69:25, 70:5, 70:10, 70:14, 70:16, 70:18, 70:24, 80:12, 80:16,	81:12 document 30:8 documents 10:25, 11:5, 17:6 doing 9:3, 13:14, 13:20, 24:10, 24:14, 24:15, 34:2, 34:3, 41:4, 70:5, 83:6, 83:8 done 13:24, 14:15, 16:4, 17:1, 20:16, 25:20, 32:7, 43:21, 43:23, 61:2, 65:16, 80:25 dotted 79:9 down 9:7, 28:5, 59:3, 65:17, 74:23, 76:13, 79:16, 81:8 dr 4:17, 7:17, 8:3, 8:17, 9:12, 10:13, 11:10, 13:2, 21:10, 50:13, 51:4, 51:9, 71:13, 84:22, 86:2 drill 20:19 duane 3:13, 7:16 duly 87:8 during 8:22, 11:12, 11:21, 30:11, 33:18, 33:25, 51:4, 86:2 <hr/> E <hr/> each 6:14, 9:8,	20:8, 21:17, 29:25, 30:5, 32:22, 34:11, 36:9, 41:9, 44:21, 67:24, 68:17, 69:5, 72:7, 72:10, 73:2, 73:6, 73:25, 74:4, 82:17, 83:11, 85:7 earlier 53:7, 58:16, 82:9, 83:19, 84:2 easier 9:7 east 3:17 edram 73:21 education 33:12 efficiently 49:25 eight 73:16 either 8:23, 25:14 electrical 31:12, 31:21, 32:20 elements 41:12 else 6:22, 11:9, 63:11 em 58:9 embodiment 23:14, 29:2, 37:24, 38:12 embodiments 38:6, 38:22, 39:14, 40:2 employed 87:22 enable 70:17	enabled 6:11 enables 80:12 encompass 36:21 encompassed 45:12 encompasses 40:4, 40:5, 43:20, 46:18 encompassing 62:20 end 37:7, 48:23, 80:7 enforced 18:20, 19:6, 19:9 engineer 31:21 engineering 31:12, 31:13, 32:20, 32:21 ensure 57:17, 63:24 ensuring 59:12 entire 52:20, 66:9, 74:2, 84:20 entirely 62:20 entry 59:22 esq 3:5, 3:14, 87:14 established 62:6 et 57:23, 81:22 evaluate 40:20 evaluating 14:5 even 11:21, 24:7,
---	--	---	--

<p>32:4, 34:5, 60:8, 76:16, 81:21, 82:13 ever 8:16, 15:19 every 9:18, 18:19, 36:2 everybody 82:6, 82:8 everyone 6:4 everything 40:12, 42:19 everything's 15:8 evicted 47:19, 47:22 eviction 48:4, 48:6, 48:9, 48:13 evidence 62:14, 65:25 exactly 19:4, 19:23, 84:16 examination 4:2, 8:1 examined 7:22 example 17:6, 29:24, 31:19, 31:21, 31:23, 33:1, 33:15, 36:12, 37:17, 38:1, 38:4, 38:24, 39:3, 39:5, 40:21, 40:24, 41:19, 41:20, 50:10, 54:12, 56:3, 57:1, 58:10, 59:10, 62:21, 65:17, 67:9, 70:8, 79:14, 83:6 examples 38:21, 39:22,</p>	<p>44:4, 44:14, 53:4, 61:16, 65:12, 69:15 excuse 64:3, 70:3 exhibit 3:22, 4:8, 4:9, 4:11, 4:16, 4:18, 4:20, 4:23, 5:1, 6:4, 9:22, 15:2, 17:18, 26:23, 30:7, 35:17, 51:18, 71:14, 83:19 exhibits 4:7, 9:15, 9:16, 9:19, 9:24, 10:15 exist 79:22 experience 31:3, 33:4, 33:21, 34:1 expert 13:22 expires 88:4 explain 20:4, 37:2, 42:25, 66:10, 85:10 explained 24:4, 43:1, 59:16, 64:16 explaining 38:11, 38:16, 60:24 explains 39:3, 49:16 explanation 37:21, 38:14, 38:18, 38:21, 52:15, 52:17, 52:22, 52:25, 53:7, 55:15 explicitly 35:25</p>	<p>extension 69:8 extent 22:18, 41:13 eyesight 19:14</p> <hr/> <p>F</p> <hr/> <p>fabric 75:2 fact 18:22, 52:20, 61:5, 61:15, 69:4 fahmi 3:5, 4:4, 6:23, 7:13, 7:25, 8:2, 8:6, 10:3, 10:6, 10:11, 10:12, 12:22, 12:24, 13:1, 15:7, 15:10, 21:3, 21:9, 50:21, 51:2, 51:3, 51:8, 71:6, 71:11, 71:12, 86:5, 86:9, 87:13 falls 58:20, 60:15, 70:13 familiar 23:6 far 29:22, 84:23 fashion 67:13 feature 27:6, 42:9 feel 82:1 few 16:5, 37:8 field 31:13, 33:4 fifo 68:25 fifth 76:13</p>	<p>figure 29:17, 29:19, 30:3, 37:23, 38:9, 38:12, 48:12, 48:16, 53:4, 53:5, 54:11, 54:12, 54:13, 54:19, 55:20, 56:1, 56:5, 56:10, 57:21, 57:25, 58:4, 62:5, 63:13, 67:14, 77:12, 79:2, 79:13 figures 77:6 figuring 61:12 file 11:5 filtering 23:9, 23:18, 23:20, 26:9 final 17:9 finally 56:14 financially 87:23 find 37:6, 37:11, 55:14, 55:22, 79:18 finds 55:14 fine 8:5, 15:7, 19:16, 22:1, 77:5 finish 9:4, 61:17 finished 9:6, 65:24 fire 9:25, 20:19 firm 7:9, 12:14,</p>
--	--	--	---

13:20 first 3:7, 7:21, 20:4, 55:8, 59:18, 61:17, 65:18, 69:18, 77:21, 78:4, 80:7 first-class 79:21 five 76:1 focus 31:13, 32:7 focused 14:1 follow 36:1 follows 7:22, 73:13 forgive 64:1 format 13:8 forth 43:4, 87:8 forwarding 46:7, 46:12 found 52:23 four 73:21, 76:1, 76:13 fraction 78:6 free 82:1 freshman 32:23, 33:14 full 11:24, 18:17, 18:20, 74:7, 81:19 function 13:21, 18:16, 24:20, 43:6, 53:17, 59:19, 60:10, 61:7,	65:10, 84:15, 84:20 functionality 38:17, 38:19, 41:11, 42:20, 43:9, 44:25 functions 19:5, 36:19, 43:21, 44:6, 83:6 fund 12:11, 13:9 further 19:22, 22:11, 28:5, 37:21, 68:10, 76:22, 81:8, 85:10, 86:6, 87:13, 87:15, 87:20	gives 44:3 glass 50:15 go 7:24, 10:6, 12:19, 20:4, 21:3, 22:1, 29:23, 36:24, 37:11, 38:13, 40:8, 44:1, 45:13, 46:24, 50:11, 50:19, 50:21, 53:9, 55:14, 59:9, 59:19, 60:19, 61:16, 67:10, 71:6, 74:14, 74:21, 75:21, 76:9, 76:24, 77:16, 78:23, 83:18, 86:11 goes 14:2, 55:16, 64:24, 79:15 going 7:3, 9:23, 10:1, 20:17, 24:18, 36:8, 37:8, 40:18, 50:13, 50:19, 51:25, 54:22, 55:2, 56:7, 60:2, 60:3, 62:13, 63:5, 65:20, 65:25, 70:25, 76:9, 85:4 good 7:3, 7:13, 8:3, 15:8, 19:15, 55:14, 71:5 great 8:6, 51:22 green 12:15 group 3:4	groups 13:10 guess 17:16, 17:17, 53:1, 82:12
			<hr/> H <hr/> half 16:2 hand 7:18, 88:1 handle 37:19, 39:1, 48:13, 48:14, 67:12 handles 67:12 happen 12:25, 54:16, 81:1, 81:2 happens 20:2, 48:14, 54:18, 60:9, 63:18, 78:17 happy 8:25, 12:4, 37:4 hassoun 4:11, 4:17, 7:11, 7:17, 8:3, 8:17, 9:12, 10:13, 11:10, 13:2, 21:10, 50:13, 51:4, 51:9, 71:13, 84:22 hassoun 1:14, 2:1, 4:3, 7:20, 87:7, 87:16 heading 72:22, 73:11, 80:8 headphones 6:24 hear 6:21, 6:22, 6:25, 8:4, 8:5,

8:23, 20:18, 50:18 heard 20:21 hearing 51:9 held 31:11 help 6:12 helpful 78:25 helps 29:17 here 8:9, 16:24, 19:8, 24:5, 26:12, 28:18, 47:8, 60:5, 77:15, 81:25, 82:5 hereby 87:4 herein 23:14 hereinbefore 87:8 hereunto 88:1 hierarchy 22:7, 22:24, 71:25, 72:6 higher 22:17 highlighted 38:13 hit 61:13, 63:6, 77:23, 83:16 hits 78:12 holding 49:1 home 52:5, 52:9, 52:11, 52:12, 52:23, 53:11, 53:14, 53:22,	53:25, 54:8, 55:17, 58:1, 58:24, 59:7, 60:8, 60:9, 62:6, 62:17, 62:19, 63:15, 63:21, 64:24, 67:6, 67:10, 67:11 honest 11:25 horizontal 81:22 hour 70:25 hours 17:16, 25:5 hyphenated 27:18 <hr/> I <hr/> ibm 4:20, 71:19 ibmbluegene 23:3, 23:6, 23:9 idea 44:6 identify 6:12, 6:14 ii 37:15 iio 37:15, 40:7, 41:22, 41:23, 46:21, 46:22, 85:13, 85:19 illustration 61:11 implementation 22:25, 24:12, 24:13, 24:21, 24:24, 25:15, 25:19 implemented 26:6 important 24:13	inc 1:5 include 42:18, 53:12, 62:22 included 16:23, 21:18, 42:11, 42:12 includes 18:16, 53:14, 58:14, 66:10, 84:13, 84:24 including 11:14, 11:21, 16:11, 17:8, 34:3, 85:6 inclusion 42:8 inclusive 18:18, 18:24 incoming 26:16, 49:1 incorporated 12:16 incorrectly 22:13 incremented 68:18 independent 16:20, 44:24 index 4:1 indic 30:3 indicate 23:24, 34:18, 48:9, 76:18 indicated 10:15, 30:10 indicates 20:14, 23:8, 24:9, 27:11, 28:9, 48:5, 48:24, 72:7, 80:8, 81:12, 84:5 indicating 18:4, 27:20,	69:5, 74:11, 78:2, 78:10, 79:9, 79:25 indication 65:3 individual 13:11, 25:23, 28:10, 28:16, 72:14, 73:3 individualization 19:10 individualizatio- ns 18:17, 18:22, 19:12 industry 12:8, 31:3, 33:4, 33:21, 33:25 inform 20:12 information 5:5, 48:10, 68:17, 68:22, 82:6 informed 21:12 infringement 13:23 initiate 49:10 initiated 69:21, 70:19 initiates 70:20 initiating 70:16, 70:24 injection 80:9, 80:12, 81:10 innovation 12:11, 13:9 input 45:20, 45:25, 46:6, 46:14, 46:18, 84:12, 85:2 inspiration 12:14, 13:19
---	--	---	--

instant 11:16 instead 80:13 institute 12:10 institution 10:19, 10:22, 17:7 institutions 31:20, 32:2, 33:19 instructed 5:8 intact 44:9 integrated 38:7, 45:19, 45:24, 46:5, 46:14, 46:20, 46:21, 46:22, 84:11, 85:1 integration 31:24 integrity 44:7, 58:13 intellectual 12:13, 13:19 intended 29:3 inter 4:14, 8:10, 10:23 interact 34:11 interchangeably 36:18 interconnect 27:8, 27:12, 27:21, 27:24, 27:25, 28:2, 28:3, 30:1, 81:20, 82:19 interconnects 82:14, 82:15 interested 87:23 internally 53:5	interrupt 65:23 interruptions 6:18 introduce 7:12 inval 33:22 invalid 79:19 invalidates 26:3 invalidations 19:13, 19:14, 19:18 invention 37:25, 61:3 investigate 20:25 investigation 16:20 involved 58:10, 59:12, 65:4, 82:20, 83:17 involvement 60:3, 65:18, 66:2, 66:3 involving 70:6 ipr 1:11, 7:6, 9:25, 10:18, 10:19, 10:20, 14:7, 14:15, 14:22, 15:11, 17:6, 17:8 iprs 13:22 issue 62:15 item 70:15 itself 36:3, 64:2, 69:10	63:1 johnson 1:21, 2:4, 7:8, 87:3 joined 12:20, 12:21 jose 3:9 june 4:22 justin 3:22 justyne 1:21, 2:4, 7:8, 15:7, 87:3	75:16, 76:6, 76:19, 76:22, 77:3, 79:8, 80:25, 81:1, 83:4, 83:9, 84:17, 85:3, 85:22 knowledge 11:2, 11:4, 11:7 known 44:13
		<hr/> K <hr/> keep 9:23, 20:17, 67:21, 68:19, 69:5 keeping 24:8 keeps 68:13, 69:6 kevin 3:14, 7:15, 15:25, 50:18 key 34:7 keyeye 14:20 kind 80:16 know 8:24, 9:20, 12:4, 16:3, 16:25, 17:14, 19:6, 20:23, 20:24, 22:23, 23:20, 24:1, 24:18, 28:23, 29:5, 30:24, 31:4, 34:5, 36:9, 40:21, 41:11, 45:14, 57:12, 61:1, 63:18, 69:11,	<hr/> L <hr/> l 22:5 ll 18:16, 18:21, 19:10, 19:13, 22:16, 22:20, 64:5, 64:20, 72:8 lls 18:18, 18:23, 18:24 l2 18:4, 18:6, 18:15, 18:18, 19:6, 19:7, 19:9, 19:11, 19:20, 19:25, 20:4, 20:8, 20:9, 20:12, 20:15, 21:12, 21:15, 21:18, 21:19, 21:21, 21:22, 21:24, 22:2, 22:3, 22:5, 22:21, 64:5, 64:20, 72:10, 72:21, 72:22, 73:3, 73:4, 73:6, 74:18, 74:25, 75:3, 75:10, 77:19, 80:22, 81:13, 82:10 l2-slice 20:15
	<hr/> J <hr/> job 1:23, 60:5,		

12s 18:23 13 22:16, 22:21, 72:13, 72:14, 73:12, 73:15, 73:19, 74:1, 74:2, 74:4, 74:8, 74:12, 74:13, 74:14, 74:15, 74:17, 74:19, 75:1, 75:3, 75:4, 75:5, 75:11, 75:15, 75:18, 75:19, 75:20, 75:24, 76:2, 76:3, 76:7, 76:8, 76:10, 76:14, 76:16, 76:17, 76:19, 76:20, 76:22, 76:23, 77:1, 77:3, 77:11, 77:19, 77:22, 77:23, 78:3, 78:12, 78:14, 78:19, 78:25, 79:4, 79:5, 79:8, 79:10, 79:15, 79:17, 79:25, 80:1, 80:2, 80:22, 81:14, 82:11 labeled 55:21 large 31:23, 31:24 last 10:22, 16:4, 17:13, 27:13, 39:10, 43:1 latency 76:15 later 50:12, 73:19 lateral 74:13, 74:19,	76:2, 76:3, 76:7, 76:8, 78:18, 79:14, 79:17 law 3:4, 3:6, 3:15 learn 25:12 least 21:17, 31:11, 36:21, 37:3, 38:10, 45:10, 45:17, 45:18, 48:13, 53:10, 60:17, 65:18, 66:2, 79:2, 79:20 leave 20:23 left 12:17, 12:18 left-hand 72:5, 72:20, 73:11, 81:19 let's 10:6, 20:17, 21:3, 26:22, 30:6, 35:16, 36:12, 50:21, 51:17, 54:19, 57:23, 65:17, 66:12, 67:16, 71:6, 75:21, 76:23, 77:16, 78:11, 78:12 level 22:5, 22:7, 33:14 licensing 14:17, 14:19 light 19:23, 20:5, 35:14, 36:10, 36:22, 37:3, 40:12 likewise 9:5 limitations 42:23	line 18:16, 18:20, 20:14, 21:17, 24:9, 37:17, 37:22, 38:5, 38:10, 38:11, 38:15, 38:16, 38:19, 38:20, 38:21, 38:22, 38:23, 38:24, 47:10, 48:22, 49:15, 49:23, 52:2, 52:4, 52:11, 52:17, 52:18, 52:19, 52:20, 52:23, 52:24, 53:10, 59:20, 60:22, 62:1, 64:4, 64:13, 65:14, 66:24, 67:20, 68:9, 69:14, 70:9, 70:17, 76:13, 79:8, 79:18, 79:20, 79:21, 81:14, 81:21 lines 20:8, 20:9, 25:23, 38:1, 48:3, 52:16, 79:22, 83:12 list 9:19, 10:14, 37:7, 37:10, 67:22, 68:20 listed 15:11 listening 83:8, 83:11, 83:12, 83:15 listing 15:14 little 28:5, 50:14, 81:8 llc 1:8, 7:5	llp 3:13 load 49:25 loaded 49:16 local 60:4, 72:14, 75:1, 77:19, 77:22, 78:4, 78:12, 79:4, 79:10 locate 16:20 located 16:23, 20:9, 20:15 location 26:1, 26:2, 54:5, 59:23, 59:25, 67:4 locations 25:24, 53:23, 54:2, 68:23 logic 37:18 long 71:3 look 14:25, 20:6, 22:24, 23:2, 23:23, 24:19, 25:19, 25:20, 26:7, 26:11, 28:5, 29:13, 36:9, 36:12, 39:25, 40:1, 40:19, 44:23, 45:2, 45:13, 47:7, 47:9, 47:16, 47:25, 48:18, 49:7, 53:7, 54:11, 64:12, 65:8, 65:17, 66:12, 69:13, 72:18, 74:6, 75:19, 75:24, 75:25,
--	--	--	--

76:12, 77:5, 78:23, 81:3 looked 40:24, 43:4, 62:5 looking 14:16, 14:18, 19:17, 20:7, 23:20, 29:2, 29:15, 29:16, 42:13, 55:5, 64:3, 75:25, 77:18 looks 53:5, 77:6, 79:7 lost 78:7 lot 13:16, 37:1, 44:4, 53:6 lower 22:10, 22:14, 76:15 lru 79:19 lsi 31:24 lunch 50:15	maintained 68:2, 75:9 maintains 85:18, 85:21, 85:22 make 19:16, 42:9, 44:7, 60:2, 60:19 makes 29:16, 63:23 making 75:16 manage 24:17 manages 53:22, 54:1 many 31:19, 34:3, 36:18, 65:11 mark 15:5 marked 5:11 marriage 87:21 marwan 1:14, 2:1, 4:3, 4:11, 4:17, 7:11, 7:20, 87:7, 87:15 massachusetts 12:10 matching 30:5 material 16:11, 17:8, 37:1 materials 9:11, 10:14, 10:16, 16:14, 16:15, 16:18, 16:21 matter 7:4, 7:5, 13:15, 13:18, 14:8, 14:22, 15:16, 15:23,	16:9, 31:4, 52:19, 87:24 matters 15:14 maybe 20:16, 49:23, 53:1, 58:15, 71:4 mean 18:10, 18:25, 19:7, 21:24, 22:18, 22:19, 30:24, 30:25, 31:7, 31:17, 32:13, 33:13, 34:22, 35:4, 36:4, 40:19, 41:10, 41:19, 42:2, 46:17, 53:2, 55:9, 69:7, 69:8, 74:16, 83:4, 85:22 meaning 10:25, 11:15, 20:1, 34:23, 35:1, 35:7, 35:8, 35:12, 35:14, 36:3, 36:17, 37:18, 40:11, 41:8, 42:22, 43:19, 45:7, 46:16, 47:5, 47:23 means 18:21, 19:9, 19:20, 19:23, 20:4, 20:13, 21:12, 21:16, 41:14, 43:25, 52:9, 52:15, 52:18, 52:23 meant 69:25 mediatek 1:5 meet 13:10	megabit 76:18 megabyte 73:16, 74:2, 76:14, 76:17, 76:19 megabytes 75:5, 76:16, 77:23 memories 44:8 memory 18:20, 19:5, 19:8, 21:20, 24:9, 25:24, 26:3, 29:1, 46:11, 48:17, 49:10, 49:11, 49:18, 50:2, 50:10, 50:12, 52:13, 53:23, 54:2, 54:5, 54:7, 54:10, 55:25, 56:4, 56:21, 56:23, 57:4, 57:8, 57:19, 58:1, 58:6, 58:12, 58:14, 58:19, 58:25, 59:4, 59:6, 59:14, 59:22, 59:23, 59:25, 62:3, 62:6, 62:18, 62:23, 63:14, 66:6, 66:10, 66:19, 67:4, 68:23, 68:24, 69:20, 70:3, 70:4, 70:6, 70:7, 70:18, 75:2, 75:10, 79:6, 80:14, 80:20, 80:21, 80:23, 82:2, 83:12 memory" 48:7
M			
machine 61:23 machine" 61:20 made 18:22, 22:3, 72:14 main 52:12, 52:13, 55:25, 56:4, 57:19, 62:23, 70:7 maintain 23:10, 23:19, 26:10, 37:22, 85:24			

<p>mention 10:17, 23:3, 25:13 mentioned 8:6, 8:9, 48:5, 53:6 merge 76:5 mesh 28:3 message 11:16, 47:13, 55:17, 64:24 messages 65:20, 65:21 met 17:12 method 46:7, 46:9, 49:23, 49:25 mic 6:10 microelectronics 32:4, 32:8, 32:16, 33:16 microelectronics" 31:14 midway 79:15 might 16:23, 20:19, 42:10, 64:19, 76:20 mind 35:6 minus 76:25 minute 10:2, 29:5 minutes 71:3 miss 55:16, 55:23, 57:12, 61:13, 62:25, 63:6, 63:19, 63:22, 64:5, 64:6, 64:20, 64:23,</p>	<p>65:12, 65:15, 74:25, 77:19, 77:22, 78:17 missed 27:13, 46:25, 60:18, 64:8 misses 65:13, 65:15, 78:11 missing 54:20 misunderstood 58:15 mit 12:9, 13:3, 13:10, 61:24 mm 62:12 mm-hmm 27:15, 64:22, 81:6 mode 18:23, 67:8 modified 68:10 module 37:16, 41:22, 41:23, 45:20, 45:25, 46:15, 66:19, 67:4, 67:9, 69:19, 70:2, 70:10, 70:18, 84:12, 85:2, 85:20 module" 85:13 modules 40:7, 46:6, 46:19 moment 6:19, 7:2, 13:7, 46:24 monitor 25:23 monitoring 25:17 months 16:5, 16:6</p>	<p>more 8:19, 32:3, 33:16, 33:17, 33:18, 38:21, 41:11, 45:13, 45:14, 53:7, 53:24, 61:8, 61:11, 61:16, 62:14, 63:16, 65:25, 69:1, 72:20 morning 7:3, 7:13, 8:3 morris 3:13, 7:16 most 16:22 much 17:14 multi-casting 18:21, 19:10 multi-processor 85:5 multicore 4:21, 40:7, 41:24, 46:9, 46:11, 71:22, 84:6, 85:5 multilevel 71:25 multiple 57:22, 68:11, 71:24, 77:14, 82:16 multiples 77:7 multiplicity 84:17 must 42:18 mute 6:10 myself 31:5</p> <hr/> <p>N</p> <hr/> <p>name 7:8, 12:15</p>	<p>name's 8:6 narrow 44:25 necessarily 42:1 necessary 18:17 need 12:3, 14:25, 19:22, 20:23, 24:18, 25:19, 29:6, 32:11, 33:3, 34:8, 34:9, 34:10, 34:11, 37:11, 44:23, 49:18, 50:2, 50:12, 57:20, 70:25, 82:1, 83:6, 85:10 needed 8:25, 33:8 needs 34:19, 74:21, 79:18, 80:25, 81:16 network 55:17, 64:24 never 14:17 new 3:16 next 10:18, 10:19, 18:5, 23:13, 34:15, 69:13, 79:2, 81:25 non-local 77:1 none 5:6, 5:9, 5:12, 13:16, 14:3, 14:9 nonlocal 76:16, 76:19, 76:23 normally 68:23</p>
---	--	---	---

north 3:7 notary 87:1, 87:3 noted 44:22, 86:14 nothing 13:18 november 1:16, 2:4, 6:1, 7:4, 16:4, 87:17, 88:2 number 7:10, 8:10, 10:23, 22:10, 22:14, 26:8, 29:14, 43:21, 49:21, 60:20, 64:25, 65:4, 67:16, 68:14 numbers 22:17, 22:19 nw 3:16 <hr/> observed 26:1 obviously 35:20 obviousness 27:5 occur 81:13 occurred 87:16 october 88:4 odd 81:21 off-chip 76:17 off-the-record 6:9 offered 17:24, 71:16 offering 30:17	office 1:1, 8:11 official 12:15, 13:4 oh 12:21, 19:18, 20:18, 83:22, 86:10 okay 6:25, 8:4, 9:1, 9:16, 9:20, 9:22, 10:18, 11:4, 11:12, 12:5, 12:22, 15:9, 17:21, 17:24, 20:23, 23:23, 26:24, 27:19, 29:13, 30:6, 30:16, 31:7, 35:10, 35:16, 35:19, 37:13, 39:18, 40:8, 43:3, 43:14, 43:24, 49:24, 51:19, 54:19, 54:22, 54:25, 55:2, 55:7, 55:20, 55:22, 57:20, 58:15, 59:2, 59:15, 60:1, 60:21, 62:15, 63:10, 64:1, 64:19, 65:3, 65:14, 65:15, 65:16, 66:17, 66:25, 69:13, 71:6, 72:4, 77:16, 81:11, 81:18, 84:1, 84:21 on-chip 75:5, 81:20 on-die 27:8, 27:11, 27:21, 27:24, 28:2, 29:25 once 8:19	one 6:7, 6:19, 7:2, 9:18, 10:18, 10:19, 10:22, 14:20, 17:9, 21:17, 27:2, 27:24, 30:4, 33:2, 33:16, 33:17, 36:6, 36:8, 36:9, 36:20, 37:16, 39:15, 39:18, 39:20, 46:19, 46:25, 47:6, 48:14, 51:22, 53:24, 56:21, 57:24, 59:4, 60:1, 60:18, 61:12, 61:17, 68:4, 68:23, 70:24, 72:7, 72:10, 73:4, 73:6, 74:2, 74:11, 74:14, 76:1, 76:13, 77:21, 79:8, 79:25, 81:25, 82:23, 83:3, 83:21, 83:24, 85:7, 85:24 one-to-many 28:22, 29:12 one-to-one 28:21, 28:25, 29:9, 29:12, 29:19, 30:2 ones 13:17, 17:9, 36:5, 79:9, 82:14, 83:11 only 48:6, 61:9, 79:21, 84:21 open 11:3, 15:3, 15:9, 26:24, 54:22 opened 17:20	operate 18:23, 29:23 operating 83:5 operation 26:1, 50:8, 50:9, 54:21, 55:10, 62:18, 63:13, 78:11, 81:13, 83:8, 83:10, 85:21 operations 37:15, 37:20, 39:1, 39:8, 39:17, 39:19, 40:6, 41:3, 41:4, 43:15, 43:18, 43:25, 44:12, 44:17, 44:20, 53:19, 54:1, 54:13, 54:14, 54:16, 60:13, 77:22, 83:1, 84:11, 85:1, 85:12, 85:23, 85:24 opinion 16:12, 21:12, 30:17, 30:22, 31:1, 33:3 option 27:24, 28:2 order 10:18, 10:19, 22:17, 32:18, 33:23, 34:13, 40:2, 43:6, 43:21, 57:17 ordinary 19:2, 19:19, 30:18, 30:22, 31:11, 32:6, 32:18, 32:19, 33:8, 33:11, 34:1, 34:13, 34:23, 34:24, 35:1, 35:7, 35:8, 35:11,
--	---	--	--

Transcript of Marwan Hassoun, Ph.D.
Conducted on November 12, 2025

106

<p>35:14, 36:8, 36:16, 39:6, 39:11, 39:15, 39:23, 40:10, 43:19, 45:7, 46:16, 46:20, 47:5, 47:22, 50:5, 52:8, 69:24 organizations 12:8 originally 40:9, 56:13, 56:18 other 10:16, 14:6, 14:10, 14:22, 15:11, 16:14, 16:15, 29:25, 30:5, 32:2, 32:22, 34:5, 34:12, 36:18, 47:13, 48:25, 54:4, 57:1, 60:13, 63:10, 68:4, 68:15, 69:10, 69:11, 72:16, 75:3, 75:10, 75:11, 75:14, 75:18, 75:19, 76:10, 77:2, 77:3, 80:2 others 41:13 otherwise 12:4, 70:11, 87:23 out 13:10, 49:15, 61:12, 77:20, 79:4 outcome 87:24 output 45:20, 45:25, 46:6, 46:14, 46:18, 84:12, 85:2</p>	<p>outstanding 67:22, 68:20, 69:9 over 6:7, 17:13, 21:25, 29:25, 74:6 own 12:14, 26:3, 73:7, 74:1, 81:16 owner 1:9, 2:2, 3:3, 7:14, 8:8, 15:20 owner's 10:21 owns 80:22, 80:25, 81:14</p> <hr/> <p>P</p> <hr/> <p>p9 10:20 pacific 2:3 page 4:8, 28:5, 30:15, 72:3, 72:18, 73:9, 74:24, 76:12, 77:6, 77:17, 79:2, 79:12, 80:4, 81:3, 81:4, 81:5, 81:17, 82:10 pages 1:24, 77:15 paradigm 13:12 paragraph 18:2, 18:4, 18:6, 18:15, 20:7, 21:10, 23:2, 23:8, 23:13, 23:22, 26:7, 26:15, 26:25, 27:7, 27:18, 27:20,</p>	<p>28:6, 29:14, 29:16, 29:23, 30:14, 30:17, 31:10, 34:18, 35:10, 38:4, 48:23, 53:9, 55:5, 55:6, 64:13, 65:21, 66:23, 67:20, 69:18, 74:7, 74:11, 74:24, 75:23, 75:25, 77:17, 77:18, 77:21, 78:18, 78:22, 79:14, 79:16, 80:8, 81:7, 81:9, 81:20, 81:23, 81:25 paragraphs 23:23, 24:1, 34:15, 74:23 pardon 74:23 part 13:24, 17:25, 24:21, 25:4, 26:12, 33:12, 33:17, 35:21, 54:3, 54:17, 58:8, 60:4, 71:16, 76:20, 77:16, 82:4 partes 4:14, 8:10, 10:23 partially 79:2 participate 82:18 particular 14:5, 19:23, 20:5, 22:8, 22:25, 23:21, 25:19, 25:21, 26:6, 27:6, 33:10, 33:22, 40:2, 40:6,</p>	<p>42:23, 44:24, 52:14, 54:7, 55:13, 67:4, 83:9 parties 2:2, 87:21, 87:22 partitioned 28:15 partnerships 12:11 party 87:13 pass 86:7 passage 19:3, 29:7, 48:5, 49:14, 60:21, 61:18, 62:1, 62:10, 63:10, 64:3, 69:4, 75:16, 79:23 passages 39:12, 39:25, 40:1, 44:5, 53:6 past 14:14, 14:15 patent 1:1, 1:3, 1:9, 1:12, 2:2, 3:3, 4:9, 4:15, 4:18, 4:23, 5:1, 7:14, 8:8, 8:11, 8:12, 10:21, 10:23, 13:15, 13:22, 14:4, 14:8, 15:20, 16:10, 16:11, 16:13, 20:3, 20:5, 20:13, 21:13, 21:16, 23:21, 26:8, 26:11, 31:2, 31:9, 34:14, 34:25, 35:12, 35:16, 35:21, 35:25, 36:20, 36:24,</p>
--	---	---	---

<p>37:2, 37:4, 40:13, 40:23, 41:2, 41:8, 44:1, 44:2, 44:3, 44:11, 44:14, 44:17, 44:21, 45:10, 45:13, 45:16, 47:7, 47:25, 50:8, 61:2, 61:3, 83:18, 83:20, 83:21 patents 14:4, 17:11, 34:25 paths 31:20, 76:7 pause 12:4, 50:15 pc 3:4 pdf 10:19, 10:20, 10:22, 10:24 peers 82:22, 83:2, 83:5 perceive 83:16 percent 69:2, 69:11 perform 37:14, 39:8, 40:5, 43:11, 53:19, 83:10 performance 40:13 performed 43:6, 43:11 performing 19:4, 39:4, 39:8, 39:16, 43:10, 44:5, 44:15, 83:7, 84:10, 84:15, 85:22 performs 40:15, 60:13,</p>	<p>84:25, 85:11, 85:21 perhaps 14:16 period 33:25 person 19:2, 19:19, 30:18, 30:22, 31:10, 32:6, 32:17, 32:19, 32:24, 33:8, 33:11, 34:1, 34:12, 34:24, 39:6, 39:11, 39:23, 50:5, 52:8, 69:24 petition 4:13, 10:23 petitioner 7:16 petitioner's 10:21 petitioners 1:6, 3:12 ph 1:14, 2:1, 4:3, 4:12, 7:11, 7:20, 87:7, 87:16 phone 6:13 phrase 19:25, 20:12, 43:14, 45:2, 45:6, 46:14 physics 31:13 piece 14:1 pieces 77:2 place 7:6, 20:20 places 37:9, 59:18, 65:11 plain 34:23, 35:1,</p>	<p>35:7, 35:8, 35:11, 35:14 planet 7:9 please 6:6, 6:7, 6:10, 6:11, 6:14, 7:12, 7:18, 9:3, 9:21, 15:4, 18:14, 26:23, 26:25, 30:7, 30:14, 37:5, 46:3, 51:18, 51:25, 55:1, 61:22, 64:9, 64:11, 66:12, 66:13, 67:16, 71:13, 71:14, 72:3, 72:18, 73:9, 78:8, 80:4, 81:17, 82:25, 83:18, 83:25 plethora 46:19 plurality 29:24, 37:15, 84:14, 84:24, 85:6, 85:8, 85:12 plus 31:2, 42:19 point 18:5, 18:7, 18:10, 18:15, 19:1, 32:24, 33:5, 59:18 pointed 49:15, 60:21, 63:3, 77:20 port 74:14, 74:18, 74:19, 74:20, 76:3, 76:4, 78:5, 78:15, 78:20, 78:25 portfolios 14:5</p>	<p>portion 21:20, 52:12, 52:13 portions 19:11, 63:9, 84:14, 84:18, 84:25, 85:7 ports 77:24 posed 40:9 posita 31:5 possible 18:22, 54:25, 76:10, 77:13, 86:1 possibly 18:19, 75:3, 75:18 posted 46:25, 47:4, 47:10, 47:14 power6 76:17 power7 4:20, 71:19, 71:24, 76:14, 77:8, 80:9 preclude 24:5, 24:20, 42:11 predominant 24:14 preferentially 79:19 premarked 4:7, 15:8 preparation 17:1, 25:5, 30:11, 35:22 prepare 26:13 preparing 17:15 present 3:21, 14:7, 14:10, 37:25</p>
---	---	--	---

presented 11:7	22:4, 22:8, 22:11, 22:18,	publication 4:24, 5:2, 20:3	80:20
president 12:13	23:3, 23:6, 23:9, 26:20,	publications 17:11	read 17:11, 18:12,
pretty 13:17, 45:9	33:1, 33:6, 34:4, 41:24,	pull 71:13	19:22, 25:2,
prevalent 24:10	46:9, 46:11, 49:17, 50:1,	purchase 6:16	26:8, 26:16,
previous 59:9, 59:10, 75:22	53:12, 54:7, 55:11, 56:17,	purple 79:7, 79:8	26:19, 28:21,
previously 61:2, 64:15	64:6, 64:14, 70:6, 70:21,	purposes 6:8, 34:20,	34:14, 37:6,
prime 1:8, 7:5, 7:14, 8:8, 15:20	70:22, 71:19, 71:22, 71:25,	68:12	39:7, 45:11,
prior 16:11, 23:8, 23:23, 40:21, 40:25, 43:5, 43:10, 43:12, 61:6	76:15, 82:3, 84:6, 85:6	put 55:5	45:17, 46:1,
private 12:8	processor" 64:21	putting 31:4	55:11, 55:12,
probably 22:13, 38:16, 38:22	processor's 67:13	<hr/> Q <hr/>	63:17, 64:7,
problem 10:3, 78:9	processors 15:18, 18:7, 18:19, 32:11, 32:14, 33:23, 34:10, 40:7, 84:19	question 8:24, 9:4, 9:6, 18:13, 27:19, 35:3, 36:1, 40:8, 43:2, 52:21, 55:8, 55:9, 59:2, 62:16, 78:7, 78:23, 82:25	64:14, 66:5, 69:5, 82:1, 85:4
problems 61:6	professional 14:11	questions 8:23, 86:6, 86:11	reading 28:23, 31:2, 36:20, 75:22
proceeding 6:5, 6:8, 8:14, 8:17, 11:25, 14:7, 14:11, 15:21	program 32:7	queue 26:16	reads 19:13, 79:16
process 25:22, 33:17, 33:18, 39:4, 55:21, 57:11, 58:22, 59:12, 60:5, 62:21, 65:4, 65:19, 67:8, 67:10, 70:10, 70:18, 82:21, 83:17	protocol 66:20	quickly 20:21	ready 12:5
processor 4:21, 21:20,	provide 6:15, 15:24	quite 37:8	real 24:12
	provided 8:13, 16:19, 16:22, 39:12	<hr/> R <hr/>	really 20:3, 24:13, 29:3, 31:25, 33:19, 35:8, 49:14
	provides 48:1, 74:18, 76:15	raise 7:17	reason 11:24, 62:23, 77:2
	providing 11:19	raised 77:17	recall 14:23, 14:24, 15:18, 15:22, 15:23, 16:17, 16:24, 17:10, 25:8, 50:8, 76:21, 80:24
	proxy 52:1	ramirez-hale 3:22, 12:17, 12:20	receive 41:22, 42:1, 45:20, 45:24, 46:5, 47:12
	proxyio 66:20	rather 70:4, 79:5,	received 41:23
	public 87:1, 87:4		receives 82:6
			receiving 46:13
			recently 79:20

recitation 44:25 recited 40:23, 41:1, 42:6, 42:7, 42:20, 43:7, 50:6 recognize 13:16 recognized 19:25 recollection 16:5, 33:15 record 7:3, 10:6, 10:7, 10:8, 10:9, 12:19, 21:3, 21:5, 21:6, 21:7, 50:20, 50:22, 50:23, 50:24, 50:25, 71:6, 71:7, 71:8, 71:9, 86:12, 86:13, 87:10 recording 6:8, 6:15 refer 36:19, 55:4 reference 17:19, 17:21, 19:22, 21:11, 25:4, 25:8, 25:21, 26:4, 26:9, 26:22, 29:17, 40:25, 41:3, 43:6, 48:18, 51:17, 54:14, 69:20, 71:14 referenced 9:16, 16:18, 17:12, 23:22, 26:12, 63:11 references 16:23, 27:3, 40:22, 51:22, 53:3, 84:22	referred 44:5, 62:1 referring 32:1, 40:20, 56:1, 56:5, 56:10, 56:14, 61:18, 62:10, 66:20, 70:2, 75:17, 76:21, 76:25, 77:3, 77:11, 79:23, 81:23, 82:8 refers 22:17, 54:22 refresh 29:1, 82:1 regard 82:22 regarding 47:13, 72:6, 82:5 region 26:3, 73:20, 74:1, 74:4, 74:8, 74:12, 74:13, 74:15, 74:17, 74:19, 75:1, 76:3, 76:8, 76:20, 77:1, 77:3, 77:22, 78:3, 78:12, 78:13, 78:14, 78:19, 78:25, 79:4, 79:5, 79:9, 79:11, 79:15, 79:17, 79:25, 80:1, 80:2 regions 72:14, 73:16, 75:4, 75:12, 75:15, 75:20, 75:24, 76:17, 82:11 reiterated 18:6 related 19:5, 32:10,	87:20 relationship 79:10 relied 27:5 relies 25:16 remaining 75:5, 77:23 remember 6:6, 6:10, 15:16, 16:1, 18:18, 84:3 remind 8:21 reminder 11:12 remote 75:4, 75:15 remotely 2:2, 6:5, 7:7 removal 48:10, 48:15 repeat 8:25, 27:16, 78:8 rephrasing 85:3 report 16:3, 17:12 reported 1:20 reporter 2:5, 6:12, 7:9, 7:22, 8:9, 9:7, 87:1, 87:3 represent 8:7 represented 87:14 representing 7:9 request 10:21, 26:15, 54:8, 59:25, 60:3, 60:12, 60:19, 62:24, 67:5, 67:12,	67:13 requested 5:11, 56:13, 56:18, 58:1, 62:7, 63:14 requests 26:16, 26:19, 48:19, 48:25, 49:1, 49:4, 81:22 require 46:4 required 34:12 requires 45:19, 45:23, 46:9, 49:7 research 34:4 resides 76:15 respect 53:3, 56:23, 57:7, 58:6, 67:14, 83:12 response 10:21, 51:6 responsibility 14:3, 57:3, 58:20, 58:25, 59:6, 60:15, 63:7, 65:22, 66:6, 66:7, 83:13 responsible 54:9, 56:22, 56:24, 56:25, 57:9, 58:5, 58:9, 58:17, 61:12, 62:17, 63:13, 84:19 rest 75:22, 79:9 restricted 69:2 result 48:16, 57:13 retained 15:24, 16:8
--	--	--	--

retention 16:16 retry 68:24 returned 68:14 review 4:14, 8:10, 10:23, 16:10, 16:15, 16:19, 30:11 reviewed 17:5, 17:7, 25:4 right 7:18, 8:14, 9:9, 9:17, 11:6, 12:24, 13:22, 14:2, 16:17, 17:22, 17:25, 22:5, 22:22, 24:17, 25:10, 26:13, 26:20, 27:12, 27:20, 27:22, 27:25, 28:12, 30:12, 30:19, 31:8, 34:20, 35:13, 39:13, 39:19, 41:2, 42:7, 42:13, 42:24, 43:8, 45:25, 48:7, 48:8, 51:16, 53:15, 54:10, 58:21, 59:1, 59:8, 60:23, 61:6, 61:20, 62:3, 62:7, 64:12, 64:21, 66:8, 67:7, 67:14, 71:17, 71:22, 72:11, 72:15, 79:6, 80:14, 80:18, 80:23, 82:3, 82:12, 82:19, 83:14, 85:2, 85:13,	85:16, 85:20 right-hand 74:6, 74:7, 74:24, 79:13, 80:6, 81:7 ring 27:25 roles 13:13 room 9:11, 11:9 rough 17:16, 17:17 routes 81:21 rpr 1:22, 2:4 run 6:6 <hr/> S <hr/> sa 28:16, 29:20 said 19:12, 21:22, 22:13, 25:14, 27:16, 41:16, 58:9, 58:10, 58:16 same 41:8, 44:4, 44:17, 48:1, 67:12, 68:16, 81:9, 85:15 san 3:9 sandbox 12:11, 13:8 save 48:16, 50:10 say 14:18, 16:7, 24:14, 24:19, 29:4, 30:2, 31:10, 33:13, 36:8, 37:8, 46:12, 46:21, 47:17, 57:10,	65:9, 69:1, 69:11, 70:22, 78:12 saying 9:8, 10:1, 18:6, 19:3, 20:19, 25:25, 35:11, 40:15, 41:15, 58:15, 66:5, 68:8, 69:7, 70:17, 78:16, 84:9 says 18:16, 19:4, 19:8, 23:13, 26:15, 28:13, 28:18, 28:24, 41:20, 46:7, 52:12, 55:15, 64:2, 64:4, 64:19, 64:23, 65:14, 67:21, 68:4, 68:13, 68:19, 69:4, 70:10, 74:17, 75:18, 76:1, 76:14, 78:18, 80:3, 81:15, 84:22, 85:11 scalability 28:6, 28:9, 28:10, 28:15, 29:21, 30:5 scale 30:4, 31:24 scenarios 78:21 scheme 68:10, 69:8 second 47:6, 47:8, 65:13, 72:22, 74:7, 75:22, 76:12, 78:7, 79:21, 81:19 second-class 79:22 secret 13:23	section 52:4, 52:10, 60:23, 61:1, 61:5, 61:9, 69:14, 69:18, 70:2, 80:8 see 15:11, 15:13, 18:8, 20:10, 22:25, 23:4, 23:11, 23:16, 26:6, 26:11, 26:17, 27:9, 28:7, 29:3, 30:3, 36:7, 36:14, 39:2, 40:24, 43:16, 44:1, 45:4, 47:2, 47:20, 47:25, 48:20, 49:2, 49:12, 49:19, 50:3, 52:6, 55:20, 57:23, 59:3, 65:1, 65:20, 66:21, 66:22, 67:25, 68:4, 69:16, 69:22, 72:25, 73:13, 73:17, 73:23, 74:9, 75:6, 75:21, 76:3, 76:4, 76:23, 77:25, 79:23, 80:10, 81:11, 81:23, 84:7 seeing 76:22 seems 48:9, 64:1, 75:14, 76:18, 80:16 seen 17:21, 46:22 selective 18:21, 19:10 selects 79:19
---	--	---	--

semiconductor 12:16, 31:14, 31:18, 32:2, 32:8 sen 78:17 send 56:17 sending 48:17, 70:13 sends 54:8, 56:12, 56:16, 67:5 senior 33:14 sent 9:14, 9:19, 47:11, 57:14, 60:11, 60:12, 62:24, 82:14 sentence 14:19, 28:23, 29:1, 65:13, 72:22, 77:4, 77:10, 78:10, 78:16, 79:16 sentences 73:19 sequence 54:13, 54:16 series 8:22 serve 18:7 server 4:21 servers 34:5 serving 13:21, 64:5, 64:20 set 43:3, 68:16, 87:8, 88:1 sets 81:21 seven 75:4, 75:11,	75:15, 77:2 several 33:16 share 58:25 shared 25:17, 46:11, 49:9, 59:6, 64:6, 66:7, 73:15, 75:24 short 22:5 shorthand 2:5, 7:9, 7:21, 87:1 should 6:9, 11:13, 11:20, 12:19, 53:1 show 36:24, 40:18, 59:15 showed 77:4 showing 54:20, 55:21, 56:2, 56:5, 56:11, 56:15, 57:25, 58:4, 62:12, 79:8 shown 54:13, 54:21, 64:16, 77:12, 79:1, 81:8 shows 29:19, 37:23, 56:3, 63:3 sic 18:21, 18:22, 19:10, 24:22, 27:5, 49:8, 68:14, 68:21, 68:22, 76:4, 86:2 side 11:13, 11:15, 55:6 signature-b7fzp 88:9	silent 78:6 similar 31:13, 41:5, 67:13, 69:6, 80:16 since 76:14 single 20:9, 20:15, 58:25, 72:23, 73:3, 73:4, 73:20, 74:4, 74:13, 74:18, 74:19, 84:6, 84:10, 84:13, 84:24, 85:4, 85:16, 85:18 sinharoy 71:14, 71:16, 71:19, 72:7, 81:12, 82:2, 84:16 sinharoy's 75:16 sir 7:24, 10:3 sis 58:13 sistla 26:22, 27:2, 27:11, 28:9 sistra 27:5 sit 16:24 sitting 63:5 situated 22:12 situation 57:25, 58:4, 59:5, 66:18, 67:3 situations 77:20 skill 19:2, 19:19,	30:18, 30:22, 31:11, 32:6, 32:18, 32:19, 33:8, 33:11, 34:2, 34:13, 34:24, 36:9, 39:7, 39:11, 39:15, 39:23, 46:20, 50:5, 52:8, 69:24 slice 20:4, 20:9, 20:13, 20:15, 21:12, 21:15, 21:18, 21:19, 21:21, 21:22 slices 18:21, 19:6, 19:7, 19:9, 19:20, 19:25, 22:3 slot 79:19 slowly 6:6, 46:1, 64:11 small 13:10, 67:21, 68:20 smoothly 6:6 smp 82:14 snoop 23:9, 23:18, 23:20, 26:9, 76:4, 77:24, 78:5, 78:14, 78:20 snoop-filtering 23:25 snooped 26:3, 75:2 snooping 24:4, 24:20, 25:20, 25:21, 25:22, 26:5, 75:9, 82:18
---	--	--	---

snooping-based 25:16, 25:18 so-called 61:19 solid 79:8 some 10:16, 13:21, 14:1, 16:23, 17:6, 28:15, 31:22, 38:18, 39:2, 39:3, 41:10, 41:13, 41:17, 44:24, 48:9 somehow 28:16, 42:6, 66:5, 82:23 something 35:5, 40:25, 82:18 sorry 12:23, 20:18, 21:22, 21:24, 22:13, 27:13, 27:17, 29:14, 30:24, 36:7, 46:24, 47:9, 49:20, 51:9, 51:14, 55:18, 55:24, 56:8, 57:2, 59:11, 64:8, 64:11, 67:17, 78:6, 83:20, 86:10 sort 13:20, 28:21, 32:17, 79:1, 79:15 sounds 71:5 source 47:11, 47:12 sources 30:21, 30:25 speak 6:6, 6:21, 21:24	speaking 6:12, 6:14, 24:2 specialization 32:3, 33:8 specific 34:19, 39:14, 62:15 specifically 45:13, 57:10 specification 19:24, 20:3, 35:15, 36:4, 36:11, 36:22, 49:16 specifics 15:18 spent 17:15 sram 73:22 stands 31:23 start 32:22, 33:13, 35:18, 37:13, 64:9, 65:13 started 10:17, 12:5, 64:9 starting 38:10, 65:14, 66:22, 70:9 starts 66:24, 68:8, 68:9, 69:7 startup 14:21 startups 13:9, 13:10, 14:2 state 59:24, 59:25, 68:11, 76:5, 85:19, 85:25, 87:4 statement 25:3, 39:10	states 1:1, 4:9, 4:18, 4:23, 5:1, 59:20 status 24:9 stenographer 6:19, 7:2, 7:17, 7:24, 10:7, 10:9, 12:18, 12:21, 12:23, 15:5, 21:5, 21:7, 50:23, 50:25, 51:7, 71:7, 71:9, 86:13 stenographically 1:20 step 56:2 stick 7:1 still 44:24 stop 18:17, 18:20 storage 48:25, 53:15, 56:6, 56:8, 68:23, 74:25, 77:18 store 49:8, 68:11, 68:16, 70:11 stored 58:18, 59:23, 68:15, 68:23, 70:3 storing 20:8, 46:10, 70:5 straight 50:11, 70:13, 80:19 street 3:7 structure 84:16 student 13:9	students 13:11 studied 32:18 subject 13:14, 13:18, 14:8, 15:16, 31:4, 83:21 subjects 33:20 subsequent 78:22 substance 11:20, 51:5, 86:3 subsystem 80:7 sufficient 34:23 suggest 50:19 suite 3:8, 3:17 supplied 5:5 support 4:13, 38:2, 80:9 supposed 20:16 sure 9:18, 12:9, 13:17, 15:1, 15:17, 19:16, 36:1, 36:4, 41:20, 44:7, 46:2, 46:22, 50:21, 54:24, 59:3, 64:10, 65:23, 71:2, 71:3, 78:9 surprise 25:12, 25:14 sworn 7:21, 87:8 system 24:7, 24:10, 24:19, 25:15,
---	---	---	--

25:16, 25:18, 34:4, 34:5, 43:22, 48:4, 48:7, 49:11, 58:14, 63:8, 63:25, 66:9, 84:20 systems 32:10, 34:6, 34:11	32:10, 37:14, 37:18, 37:21, 37:23, 38:1, 52:10, 65:20 tarek 3:5, 7:13, 8:6, 87:13 targeted 76:3, 79:17, 81:14 teaching 13:3, 13:4, 13:7, 13:12 teams 13:17 technical-related 6:17 technically 46:7 technician 3:22, 6:4, 12:18 techniques 32:5 technology 12:10, 14:1, 31:14, 31:18, 32:2, 32:8 tell 12:7, 19:23, 21:15, 43:24 telling 10:13 temporary 48:25 ten 71:3, 71:5 ten-minute 20:24, 71:2 term 27:18, 34:19, 35:1, 35:2, 35:6, 35:7, 35:9, 36:13, 36:16, 36:18, 40:9, 40:11, 40:16, 41:7, 41:14, 42:13,	42:21, 43:18, 43:24, 44:10, 44:11, 44:13, 44:16, 44:18, 44:20, 45:8, 45:9, 46:15, 46:18, 46:23, 46:25, 47:4, 47:19, 47:22, 49:4, 52:5, 84:2 terms 13:2, 13:19, 22:10, 34:25, 35:12, 35:24, 36:10, 36:19 testified 7:22, 15:19 testimony 8:16, 11:19, 11:20, 11:25, 15:24, 17:24, 51:5, 71:16, 86:3, 87:11 text 54:22, 55:15, 55:22, 79:12 th 88:2 thank 6:4, 6:18, 7:25, 8:3, 10:11, 10:25, 21:2, 21:4, 30:6, 51:2, 51:11, 55:7, 56:19, 71:11, 86:5 thanks 10:5, 15:8, 51:15 therefore 32:15, 41:5, 42:17, 60:19, 74:21 thing 42:14, 42:15, 68:8 things 8:21, 12:24,	29:22, 34:3, 39:18, 39:20, 41:15, 72:16 think 6:20, 10:1, 10:15, 16:3, 21:11, 27:11, 27:18, 27:20, 30:10, 54:15, 55:8, 57:20, 58:22, 66:23, 79:1, 80:17, 81:12, 82:9, 85:9 third 14:4 thirty-two 76:24 three 76:1, 76:13 through 9:23, 9:24, 10:15, 19:5, 22:16, 28:19, 38:20, 38:22, 38:25, 40:13, 52:19, 54:15, 54:19, 55:16, 55:17, 61:16, 62:14, 64:24, 74:15, 74:16, 74:21, 78:24, 81:22 tile 52:5, 52:9, 52:11, 52:12, 52:14, 52:23, 53:2, 53:3, 53:4, 53:8, 53:14, 53:22, 54:8, 55:10, 55:16, 55:17, 55:18, 55:19, 56:7, 56:12, 56:13, 56:22, 57:1, 57:2, 57:3, 57:4, 57:5, 57:6,
T			
table 24:8, 48:19, 48:24, 49:4, 76:14, 81:8 take 10:1, 12:3, 20:24, 29:5, 29:13, 33:15, 36:12, 47:16, 59:24, 71:1, 71:2, 72:18 taken 2:1, 33:12, 87:10 takes 55:18 taking 7:6, 8:7, 9:7, 20:19 talk 6:7, 24:25, 29:24, 37:12, 50:20 talked 62:22, 80:24 talking 19:11, 26:4, 28:20, 32:14, 33:6, 33:24, 37:23, 38:25, 47:24, 57:21, 59:4, 65:21, 68:9, 69:9, 77:10, 80:17, 82:2 talks 25:22, 26:9,			

Transcript of Marwan Hassoun, Ph.D.
Conducted on November 12, 2025

114

57:7, 57:8, 57:11, 57:15, 57:18, 57:19, 57:25, 58:1, 58:5, 58:11, 58:17, 58:18, 58:21, 59:11, 59:12, 59:13, 59:19, 60:4, 60:8, 60:9, 60:11, 60:12, 60:17, 60:19, 61:12, 62:6, 62:9, 62:17, 62:19, 62:22, 62:23, 62:24, 62:25, 63:5, 63:12, 63:15, 63:20, 63:21, 63:23, 64:7, 64:14, 64:23, 64:24, 64:25, 65:4, 65:19, 66:4, 67:6, 67:10, 67:11, 67:21, 68:2, 68:6, 68:13, 68:19, 69:3, 69:4, 69:6, 69:10, 69:21, 70:12, 70:19, 70:20, 70:21 tile's 53:22, 53:25, 54:1 tiles 53:11, 54:4, 58:24, 59:7, 66:8, 68:15, 69:10, 69:11 time 2:4, 6:14, 8:23, 9:7, 12:3, 14:21, 17:14, 25:10, 29:6, 31:5, 31:7, 31:9, 31:20, 31:22, 32:24,	34:13, 40:20, 53:24, 68:17, 86:6, 86:7, 86:14 today 8:4, 8:10, 9:12, 11:9, 11:19, 12:1, 16:24, 51:5, 83:19, 86:2, 86:6 today's 7:6, 8:7, 8:22, 11:12, 17:1, 17:15 together 37:8, 82:16 told 43:4, 49:25, 53:10, 72:21, 73:15 top 20:6, 33:3, 76:18 total 17:15 track 24:17, 68:13 trade 13:23 trademark 1:1, 8:11 traffic 38:3, 80:13 transaction 41:22, 41:23, 42:1, 45:3, 45:6, 45:9, 45:11, 45:12, 45:16, 45:20, 45:24, 46:5, 46:8, 46:10, 47:1, 47:4, 47:10, 47:11, 47:14, 47:15, 49:9, 49:10, 68:21, 69:25, 70:11, 70:16,	70:20, 80:16 transactions 67:22, 69:9, 69:10, 69:20, 70:19 transcript 5:11, 6:16 transmitted 44:9 trial 1:3 true 11:4, 85:25, 87:10 trunk 81:22 try 8:25, 9:5, 36:10 trying 6:20, 35:4, 54:4 turn 17:18, 18:2, 26:22, 26:25, 30:6, 30:14, 35:16, 35:17, 51:17, 51:25, 67:16, 72:3, 73:9, 80:4, 81:17, 83:25 two 29:5, 33:4, 33:21, 59:7, 59:18, 72:23, 75:23, 76:1, 76:13, 77:15, 81:21 two-year 33:25 type 48:10 <hr/> U <hr/> unable 6:13 unclear 68:7	under 4:12, 32:16, 57:15, 58:20, 60:16, 69:18, 70:14, 72:22, 80:8, 82:23, 83:3 undergrad 32:4 undergraduate 32:7, 32:16, 33:12 unders 25:18 understand 8:24, 11:17, 11:22, 19:3, 21:19, 22:20, 28:25, 31:4, 32:12, 32:24, 33:2, 33:9, 33:23, 34:9, 34:10, 34:11, 34:14, 34:24, 36:10, 36:21, 39:7, 39:11, 39:16, 39:24, 40:2, 40:3, 42:21, 46:20, 50:6, 52:9, 54:6, 61:4, 67:3, 69:25, 84:9 understanding 19:20, 20:1, 22:23, 26:21, 28:14, 29:6, 31:5, 36:2, 36:23, 36:25, 42:5, 45:15, 48:3, 49:6, 52:22, 73:2, 73:6, 73:8, 73:25 understood 11:18, 35:3, 39:10, 48:2, 58:16
--	--	---	--

unedited 6:15 uniquely 28:11, 28:18, 28:24 unison 57:17 unit 29:21, 70:15 united 1:1, 4:9, 4:18, 4:23, 5:1 units 28:11, 28:16, 57:24, 82:9 universities 31:19 unless 76:23, 76:24 unmarked 10:25 unofficial 13:6 until 9:4, 9:5, 10:3, 32:23, 37:7, 50:10, 50:12 update 56:6, 56:7 uses 23:1, 23:14, 35:11, 36:13, 44:3, 45:2, 46:25, 47:16, 47:19, 50:8, 52:5 using 26:9, 42:5, 49:23, 61:10, 68:10, 70:8 uspto 11:6 usually 32:15, 32:22, 33:1, 61:5 <hr/> V <hr/> vacating 10:20	valid 18:19 validity 16:12 value 56:12, 56:16 various 33:19, 33:20, 38:5, 39:12, 39:21, 66:11, 75:10, 82:15 verify 25:2 version 23:8 versus 24:22 via 1:15, 2:2, 6:13, 7:7, 76:3, 76:4, 77:24, 78:4, 78:14, 78:19, 78:20, 87:16 video 6:11, 6:13 videoconference 1:15, 2:3, 7:7, 12:17, 12:20, 87:16 view 20:12 vitae 4:16 vlsi 31:23 <hr/> W <hr/> wait 9:3, 9:5, 37:7 walk 54:19, 62:13 want 15:3, 15:5, 29:8, 37:6, 37:7, 47:7, 50:20, 65:23 wanted 19:16, 39:24	wants 54:7, 66:19, 67:4, 79:25 warn 9:25 warning 36:25 washington 3:18 water 50:15 way 9:7, 9:23, 24:14, 25:14, 28:15, 32:21, 33:14, 38:10, 38:16, 38:20, 41:9, 44:16, 44:17, 48:14, 52:17, 52:24, 54:14, 54:15, 67:12, 68:4, 79:6, 87:23 ways 48:13, 75:23 we'll 10:3, 12:4, 12:5 we're 8:9, 10:1, 15:8, 32:14, 49:25, 51:9, 53:10, 54:20, 57:21, 59:4, 62:15, 72:21, 73:15, 77:17 we've 20:6, 50:13, 60:13, 70:25 wednesday 1:16, 7:4, 87:17 went 20:21, 40:12, 78:6 whatever 29:6, 50:16 whereas 76:2	wherein 41:21 whereof 88:1 whether 21:11, 25:8, 25:9, 29:12, 41:1, 42:12, 43:5, 43:7, 44:24, 61:13, 62:16, 63:6, 69:9, 70:22, 78:24, 80:25 whole 27:19 wide 20:8, 20:14, 43:20 within 64:5, 64:20, 87:4 without 23:20, 49:17, 50:2, 70:6, 80:20 witness 4:2, 5:8, 6:20, 6:21, 6:24, 7:1, 7:23, 10:5, 13:22, 15:9, 21:4, 50:18, 86:9, 87:7, 87:11, 88:1 wondering 78:10 word 27:13, 36:2 work 13:9, 14:6, 35:21, 61:23 worked 14:22 working 14:21, 57:17 works 32:21, 52:16 wouldn't 25:14, 62:11
--	--	--	--

<p>write 16:12, 25:25, 26:16, 26:19, 44:8, 45:11, 45:17, 50:7, 50:12, 67:9, 80:12, 81:12 write-back 50:7, 50:8 write-through 18:23 writing 80:19, 80:20, 81:1 written 44:8, 48:7, 80:13</p> <hr/> <p>Y</p> <p>yeah 6:25, 16:6, 21:1, 29:12, 29:18, 50:17, 50:21, 51:14, 55:1, 55:2, 61:22, 78:9, 79:1, 81:11 year 16:2, 16:4 years 14:16, 31:3, 33:4, 33:21 york 3:16 yourself 6:14 yourselves 7:12</p> <hr/> <p>Z</p> <p>zoom 1:15, 2:3, 7:7, 87:16</p> <hr/> <p>.0612 3:10 .7800 3:19</p>	<p>.8 4:4</p> <hr/> <p>0</p> <hr/> <p>0's 78:12, 78:14 00 50:14 00207 1:11, 7:6, 8:11, 10:18, 10:19, 10:20 0126750 5:3 0219188 4:25 04 2:3, 6:1, 7:4, 87:17 09 10:7</p> <hr/> <p>1</p> <hr/> <p>1 1:24, 29:21, 71:7, 71:10 1's 78:12, 78:13 1-3 47:18 1.68 4:12 10 2:3, 6:1, 7:4, 10:7, 10:10, 21:5, 21:8, 65:14, 69:14, 79:2, 79:13, 87:17 100 69:2, 69:11 1001 4:9, 9:22, 9:24, 10:15, 35:17, 83:19 1002 9:22 1003 4:11, 30:7</p>	<p>1004 4:16, 15:2 1005 4:18, 51:18 1006 4:20, 71:14 1007 4:23, 17:18 1008 5:1, 26:23 1024 9:24, 10:16 11 45:2, 45:19, 45:23, 46:4, 46:15, 50:23, 68:9, 77:6, 77:12 111 20:7, 21:10 118 18:2, 18:4 119 18:15 12 1:16, 2:4, 6:1, 7:4, 48:3, 50:14, 50:23, 51:1, 77:6, 77:12, 87:17, 88:2 120 24:1 121 23:23, 24:1 122 23:24, 24:2 124 23:2, 23:8, 23:22 128 20:8, 20:14, 21:17, 26:15 13 47:16, 47:17, 47:18, 47:19 14 10:10, 38:23</p>	<p>14301 1:22, 2:5, 7:10 15 4:16, 10:2, 16:6 16 38:15, 52:1, 52:11, 53:9, 72:3 17 4:23, 76:12, 81:3, 81:4, 81:5 18 9:23, 16:6, 38:5, 72:18 19 9:23, 52:16, 52:19, 52:20, 52:23, 55:4, 63:17, 64:2, 64:4, 64:13, 73:9, 74:24, 77:17, 82:10</p> <hr/> <p>2</p> <hr/> <p>2 22:5, 64:7, 86:13, 86:14, 87:18 2's 56:7 20 14:16, 52:17, 52:24, 63:17, 67:20, 79:12 20001 3:18 2008 5:3 2010 3:7 2011 4:22, 4:25, 31:7 202.776 3:19 2025 1:11, 1:16,</p>
---	--	--	---

<p>2:4, 6:1, 7:4, 7:6, 8:11, 9:25, 10:18, 10:19, 10:20, 55:4, 87:17, 88:2 2026 88:4 21 37:17 22 64:25, 80:4 228 13:15, 14:8, 16:10, 16:11, 16:13, 17:7, 31:2, 32:9, 33:5, 33:24, 34:14, 34:25, 35:12, 35:16, 35:21, 36:20, 37:1, 37:4, 40:13, 40:23, 41:2, 41:4, 41:8, 43:11, 43:13, 44:11, 44:14, 44:17, 44:21, 45:10, 45:16, 83:18, 83:21, 83:22 23 70:9, 81:17 24 9:23, 77:6 25 38:24, 52:2, 52:17, 52:24, 71:7, 86:13, 86:14, 87:18 26 5:1, 30:15, 51:1 27 67:16, 67:18, 67:19, 67:21, 68:9 28 69:13, 75:5, 76:16, 76:19,</p>	<p>76:25, 77:23 29 38:25, 52:19, 66:12, 66:14, 66:15, 66:18, 66:22 3 3 9:22, 55:4 30 4:11, 17:16, 26:25, 27:7, 27:18, 27:20, 29:23, 31:2 300 49:23 302 26:16 31 38:16, 88:4 310 29:20 3101 28:19 3104 28:19 32 73:16, 74:2, 76:14, 76:17, 76:18, 76:25 320 27:8, 27:21, 27:24 34 28:6, 29:16 35 4:9, 52:4, 53:10 350 29:21 36 37:22, 38:10, 52:11 37 4:12, 37:22 38 37:22</p>	<p>39 21:5 4 4 9:22, 54:14 4-megabyte 73:16, 74:1, 74:11, 74:12, 75:1, 75:4, 75:15, 75:20, 76:2, 77:2, 77:22, 78:19, 79:3, 79:5 40 17:16, 25:5, 71:10 408.799 3:10 420 3:8 44 48:22 45 21:8 47 52:16, 59:20, 60:22, 62:1 5 5.1 69:14, 69:18 50 38:19 51 4:18, 30:14, 30:17, 31:10 52 34:15 53 34:16, 34:18, 35:10 56 38:1 57 38:1 6 6 42:7</p>	<p>60 38:20, 55:18 600 55:11, 55:12, 56:17, 64:6 602 55:12, 55:13, 55:19, 56:4, 56:8, 56:16, 57:1, 57:4, 57:5, 57:14, 57:15, 57:18, 57:22, 58:11, 58:18, 59:13, 60:3, 62:22, 62:23, 64:4, 64:15, 64:19 603 57:2, 57:6, 57:7, 57:11, 57:16, 57:22, 58:5, 58:17, 58:21, 59:11, 63:12, 65:4 604 56:8, 57:23 608607 1:23 61 38:21, 38:22 685 26:11 6a 53:5, 54:12, 54:19, 55:20, 56:1, 56:5, 56:10, 56:14, 57:21, 57:25, 58:4, 62:5, 63:13, 67:14 6b 53:5 7 7,386,685 26:8 7,805,575 4:19</p>
---	---	--	--

700 3:17 71 4:20 72 55:6	
8	
8,984,228 1:12, 4:10, 4:15, 8:12 88 1:24 895 17:8 8984228 10:24	
9	
901 3:16 912 67:9, 70:18 95131 3:9	