

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

The following list illustrates certain grounds for invalidity based on:

- Japanese Application JP2003-258241 to Kajiyama (“JP-Kajiyama”), published September 12, 2003, is prior art to U.S. Patent No. 7,923,764 (the “’764 patent”) under at least 35 U.S.C. §102(b). A certified translation of JP-Kajiyama (“*Kajiyama*”) is provided.

Kajiyama, including any material incorporated by reference into *Kajiyama*, anticipates at least claims 1-6, and 11-19 of the ’764 patent under pre-AIA 35 U.S.C. §102(b).

To the extent any limitation is found not to be expressly or inherently disclosed in *Kajiyama*, such a limitation would have been obvious either based on *Kajiyama* alone, given the state of the art, or in combination with one or more of the references cited in Exhibits 764-01 and 764-03 through 764-13, because the ’764 patent is merely a collection of prior art elements that fails to meet the statutory requirement of non-obviousness under 35 U.S.C. § 103, and the factors delineated in *KSR Int’l Co. v. Teleflex, Inc.*, 550 U.S. 398 (2007), weigh against a finding of non-obviousness.

In particular, any disclosures identified for each limitation of the ’764 patent in the aforementioned Exhibits may be combined with the disclosures of *Kajiyama* identified below for the same limitation to render that limitation obvious. A POSITA would have found such a combination / modification obvious for the reasons discussed herein and in Defendant’s cover pleading.¹

The citations to portions of any reference in this chart are exemplary only. Citations to the written description should be interpreted to include the figures associated with or relevant to the cited passages. Similarly, citations to a figure should be understood to encompass any description, text, or discussion of that figure. Defendant reserves the right to use the entirety of any reference cited in this chart to

¹ Plaintiff appears in many instances to be pursuing overly broad constructions of limitations of the asserted claims in an effort to piece together an infringement claim where none exists. This claim chart accounts for overly broad construction of the claim limitations. Any assertion that a particular limitation is disclosed by a prior art reference or references may be based on Plaintiff’s apparent constructions and is not intended to be, and is not, an admission that such constructions are supportable or proper. Defendant is investigating this prior art and has not yet completed discovery from third parties, who may have relevant information concerning the prior art. Therefore, Defendant reserves the right to supplement this chart after additional discovery is received. To the extent that any of the prior art discloses the same or similar functionality or feature(s) of any of the accused products, Defendant reserves the right to argue that said feature or functionality does not practice any limitation of any of the asserted claims, and to argue, in the alternative, that if said feature or functionality is found to practice any limitation of any of the asserted claims, then the prior art reference teaches the limitation and that the claim is not patentable.

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

show that the asserted claims are anticipated and/or are obvious. Citations presented for one claim limitation are expressly incorporated by reference into all other limitations for that claim as well as all limitations of all claims on which that claim depends.

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
Claim 1	
[1pre] A semiconductor device comprising:	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests a semiconductor device. For example: <i>Kajiyama</i> discloses the following at Title: SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD <i>Kajiyama</i> discloses the following at Summary: The task aimed to be solved is to provide semiconductor devices and manufacturing methods that suppress pressure resistance defects and reliability degradation of high dielectric gate dielectric films, and prevent the reduction of high specific dielectric constants. <i>Kajiyama</i> discloses the following at claim 1: In a semiconductor device that functions as a MOSFET, A semiconductor device characterized ... <i>Kajiyama</i> discloses the following at claims 5, 8: A/In method for manufacturing a semiconductor device that functions as a MOSFET

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
	<i>Kajiyama</i> discloses the following at ¶ 1: The present invention relates to a semiconductor device and a method for manufacturing the same, and more particularly to an insulated gate field effect transistor having a gate insulating film made of a high dielectric constant material (high dielectric constant material). <i>Kajiyama</i> discloses the following at ¶ 13: The present invention is made in consideration of the above problems, and is intended to provide semiconductor devices and manufacturing methods thereof that suppress pressure resistance defects and reliability degradation of high dielectric gate insulating films and prevent the reduction of high specific dielectric constants. <i>Kajiyama</i> discloses the following at ¶ 14: To achieve the above objectives, the semiconductor device of the present invention is characterized in that in a semiconductor device that functions as a MOSFET, the semiconductor device comprises
[1A] a high dielectric constant gate insulating film formed on an active region in a substrate;	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests a high dielectric constant gate insulating film formed on an active region in a substrate. For example <i>Kajiyama</i> discloses the following at claim 1: A semiconductor device characterized in that it comprises a gate insulating film consisting of a high dielectric film formed on a semiconductor substrate

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

	<i>Kajiyama</i> discloses the following at claim 8: forming a gate insulating film made of a high dielectric film on a semiconductor substrate; <i>Kajiyama</i> discloses the following at ¶ 2: To avoid this problem, research is being conducted on MOSFETs that have a gate insulating film (hereinafter referred to as a high dielectric gate insulating film) consisting of a high dielectric using a zirconium oxide film (hereinafter referred to as a ZrO₂ film) or the like. <i>Kajiyama</i> discloses the following at ¶ 14: In order to achieve the above object, the semiconductor device of the present invention is characterized in that, in a semiconductor device functioning as a MOSFET, it comprises a gate insulating film made of a high dielectric film formed on a semiconductor substrate, a gate electrode made of a conductive film formed on the gate insulating film, a first sidewall made of a dielectric film formed on the side wall of the gate electrode, and a second sidewall made of an oxidation-resistant film formed so as to cover the first sidewall. <i>Kajiyama</i> discloses the following at ¶ 15: With this configuration, pressure resistance failure and reliability deterioration due to loss of film or damage of high dielectric gate insulating film can be suppressed. Furthermore, since an ultra-thin SiO₂ film is not formed at the Si interface in a later process, it is possible to prevent a decrease in the specific dielectric constant of the high dielectric gate insulating film. <i>Kajiyama</i> discloses the following at ¶¶ 27-28:
--	--

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	Fig. 1 is a cross-sectional view illustrating a manufacturing process of a semiconductor device that functions as an n-type MOSFET according to a first embodiment of the present invention. In Fig. 1, 1 is a p-type Si substrate, 2 is a high dielectric gate insulating film consisting of ZrO₂ film, 3 is a gate electrode consisting of n-type polySi film, 4 is an LDD diffusion layer consisting of n-type, 5 is a first sidewall consisting of ZrO₂ film (insulation film), 6 is a silicon nitride film (oxidation resistant film, hereinafter referred to as Si₃N₄ film), and 7 is an n⁺-type source drain diffusion layer. <i>Kajiyama</i> discloses the following at ¶ 29: First, as shown in Fig. 1(A), after forming an element separation layer (not shown) on the Si substrate 1 having a (100) surface, reactive sputtering is performed on the metal target consisting of Zr in the atmosphere of a mixture of argon gas and oxygen gas to form a ZrO₂ film 2 on the Si substrate 1 that becomes a high dielectric gate insulating film, for example, at a thickness of about 5 nm. <i>Kajiyama</i> discloses the following at ¶ 5: First, as shown in Figure 4(A), after forming an element separation layer (not shown) on the Si substrate 21 consisting of a silicon monocrystalline of type p having a (100) surface, the Si substrate 21 is thermally oxidized to form a SiO₂ film 22 that becomes a gate insulating film. <i>Kajiyama</i> discloses the following at ¶ 32: Next, as shown in Fig. 1(D), gate electrodes 3, first sidewalls 5 and second sidewalls 6 are ion-implanted into the mask, for example, with arsenic to form an n⁺ source drain diffusion layer 7 on the surface of the Si substrate 1. Finally, the MOSFET of the first embodiment is

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	completed by sequentially forming interlayer insulation films, contact holes and metal wiring on the Si substrate 1, not shown, using known techniques. <i>Kajiyama</i> discloses the following at Figures 1(A)-(D): The diagrams illustrate the sequential formation of a gate stack on a substrate. In (A), a substrate 1 is shown with a thin layer 4 and a gate stack 2 with a top layer 3. In (B), the gate stack 5 is shown with a top layer 5. In (C), the gate stack 6 is shown with a top layer 6. In (D), the gate stack 7 is shown with a top layer 7. <i>Kajiyama</i> discloses the following at ¶ 45: In the first to second embodiments, a ZrO₂ film was used for the high dielectric gate insulating film, but it goes without saying that other high dielectric films, such as a

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
	HfO₂ film, a Ta₂O₅ film, or a Al₂O₃ film, can be used instead to obtain the effects of the invention. Furthermore, the effects of the present invention can also be obtained by using a silicate film consisting of a high dielectric and a silicon triage compound in a high dielectric gate insulating film.
[1B] a gate electrode formed on the high dielectric constant gate insulating film;	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests a gate electrode formed on the high dielectric constant gate insulating film. For example: <i>Kajiyama</i> discloses the following at claim 1: A semiconductor device characterized in that it comprises a gate insulating film consisting of a high dielectric film formed on a semiconductor substrate, a gate electrode consisting of a conductive film formed on the gate insulating film, <i>Kajiyama</i> discloses the following at claim 5: A method for manufacturing a semiconductor device that functions as a MOSFET, comprising the steps of: (a) forming a gate insulating film made of a high dielectric film on a semiconductor substrate; (b) forming a gate electrode made of a conductive film on the gate insulating film; <i>Kajiyama</i> discloses the following at ¶ 14: In order to achieve the above object, the semiconductor device of the present invention is characterized in that, in a semiconductor device functioning as a MOSFET, it comprises a gate insulating film made of a high dielectric film formed on a semiconductor substrate, a gate electrode made of a conductive film formed on the gate

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	insulating film, a first sidewall made of a dielectric film formed on the side wall of the gate electrode, and a second sidewall made of an oxidation-resistant film formed so as to cover the first sidewall. <i>Kajiyama</i> discloses the following at ¶ 28: In Fig. 1, 1 is a p-type Si substrate, 2 is a high dielectric gate insulating film consisting of ZrO₂ film, 3 is a gate electrode consisting of n-type polySi film, 4 is an LDD diffusion layer consisting of n-type, 5 is a first sidewall consisting of ZrO₂ film (insulation film), 6 is a silicon nitride film (oxidation resistant film, hereinafter referred to as Si₃N₄ film), and 7 is an n⁺-type source drain diffusion layer. <i>Kajiyama</i> discloses the following at ¶ 29: First, as shown in Fig. 1(A), after forming an element separation layer (not shown) on the Si substrate 1 having a (100) surface, reactive sputtering is performed on the metal target consisting of Zr in the atmosphere of a mixture of argon gas and oxygen gas to form a ZrO₂ film 2 on the Si substrate 1 that becomes a high dielectric gate insulating film, for example, at a thickness of about 5 nm. Thereafter, an n-type polySi film is deposited on the ZrO₂ film 2 by C VD method, for example at a film thickness of about 200 to 300 nm, and then a resist film (not shown) is RIE'd to the mask to form a gate electrode 3 on the ZrO₂ film 2. At this time, the ZrO₂ film 2 of the base film is also etched to reduce the film as in the conventional case. Also, etch damage causes damage to the surface of ZrO₂ film 2. After removing the resist membrane, gate electrode 3 is ion-implanted with, for example, arsenic to the mask to form an n-type L DD diffusion layer 4 on the surface of Si substrate 1.

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*





U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	<i>Kajiyama</i> discloses the following at Figures 1(A)-(D): (A)  (B)  (C)  (D) 

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
[1C] a first insulating sidewall formed on each side surface of the gate electrode; and	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests a first insulating sidewall formed on each side surface of the gate electrode. For example: <i>Kajiyama</i> discloses the following at [Solution method]: As a first sidewall consisting of a dielectric film is formed on the sidewall after the formation of a gate electrode, it is possible to suppress pressure resistance defects and reliability deterioration due to loss of the film or damage of the high dielectric gate insulating film. <i>Kajiyama</i> discloses the following at claim 1: A semiconductor device characterized in that it comprises a gate insulating film consisting of a high dielectric film formed on a semiconductor substrate, a gate electrode consisting of a conductive film formed on the gate insulating film, a first sidewall consisting of a dielectric film formed on a sidewall of the gate electrode, ... <i>Kajiyama</i> discloses the following at claim 8: forming a first sidewall consisting only of a dielectric film on a sidewall of the gate electrode (d); <i>Kajiyama</i> discloses the following at ¶ 14: In order to achieve the above object, the semiconductor device of the present invention is characterized in that, in a semiconductor device functioning as a MOSFET, it comprises a gate insulating film made of a high dielectric film formed on a semiconductor substrate, a gate electrode made of a conductive film formed on the gate

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
	insulating film, a first sidewall made of a dielectric film formed on the side wall of the gate electrode, ... <i>Kajiyama</i> discloses the following at ¶ 28: In Fig. 1, 1 is a p-type Si substrate, 2 is a high dielectric gate insulating film consisting of ZrO₂ film, 3 is a gate electrode consisting of n-type polySi film, 4 is an LDD diffusion layer consisting of n-type, 5 is a first sidewall consisting of ZrO₂ film (insulation film), 6 is a silicon nitride film (oxidation resistant film, hereinafter referred to as Si₃N₄ film), and 7 is an n+-type source drain diffusion layer. <i>Kajiyama</i> discloses the following at ¶ 30: Next, as shown in Fig. 1(B), after depositing a ZrO₂ film that is reactive sputtering and becomes an insulating film over the gate electrode 3 at a film thickness of, for example, about 20 to 100 nm, RIE is performed on this ZrO₂ film to form a first sidewall 5 consisting of a ZrO₂ film on the side of the gate electrode 3. <i>Kajiyama</i> discloses the following at ¶ 47: Also described using the same ZrO₂ film as the high dielectric gate insulating film on the first sidewall, but instead, the effects of the present invention can be obtained even with other dielectric films, such as TEOS films, BPSG films, or SiO N films.

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*


U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	<i>Kajiyama</i> discloses the following at Figures 1(A)-(B): 
[1D] a second insulating sidewall formed on said each side surface of the gate electrode with the first insulating sidewall interposed therebetween,	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests a second insulating sidewall formed on said each side surface of the gate electrode with the first insulating sidewall interposed therebetween. For example: <i>Kajiyama</i> discloses the following at [Solution method]: In addition, a second sidewall consisting of an oxidative resistant film is formed over the first sidewall, so that an ultra-thin SiO₂ film is not formed at the Si interface in a later step. <i>Kajiyama</i> discloses the following at claim 1: A semiconductor device characterized in that it comprises a gate insulating film consisting of a high dielectric film formed on a semiconductor substrate, a gate electrode consisting of a conductive film formed on the gate insulating film, a first

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	sidewall consisting of a dielectric film formed on a sidewall of the gate electrode, and a second sidewall consisting of an oxidizing resistant film formed over the first sidewall. <i>Kajiyama</i> discloses the following at claim 8: forming a first sidewall consisting only of a dielectric film on a sidewall of the gate electrode (d); forming a second sidewall (e) consisting of an oxidation resistant film over the first sidewall. <i>Kajiyama</i> discloses the following at ¶ 14: In order to achieve the above object, the semiconductor device of the present invention is characterized in that, in a semiconductor device functioning as a MOSFET, it comprises a gate insulating film made of a high dielectric film formed on a semiconductor substrate, a gate electrode made of a conductive film formed on the gate insulating film, a first sidewall made of a dielectric film formed on the side wall of the gate electrode, and a second sidewall made of an oxidation-resistant film formed so as to cover the first sidewall. <i>Kajiyama</i> discloses the following at ¶ 28: In Fig. 1, 1 is a p-type Si substrate, 2 is a high dielectric gate insulating film consisting of ZrO₂ film, 3 is a gate electrode consisting of n-type polySi film, 4 is an LDD diffusion layer consisting of n-type, 5 is a first sidewall consisting of ZrO₂ film (insulation film), 6 is a silicon nitride film (oxidation resistant film, hereinafter referred to as Si₃N₄ film), and 7 is an n+-type source drain diffusion layer.

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

Kajiyama discloses the following at ¶ 29:

Thereafter, an n-type polySi film is deposited on the ZrO₂ film 2 by CVD method, for example at a film thickness of about 200 to 300 nm, and then a resist film (not shown) is RIE'd to the mask to form a gate electrode 3 on the ZrO₂ film 2. At this time, the ZrO₂ film 2 of the base film is also etched to reduce the film as in the conventional case. Also, etch damage causes damage to the surface of ZrO₂ film 2. After removing the resist membrane, gate electrode 3 is ion-implanted with, for example, arsenic to the mask to form an n-type LDD diffusion layer 4 on the surface of Si substrate 1.

Kajiyama discloses the following at ¶ 31:

Next, as shown in Fig. 1(C), after depositing a Si₃N₄ film that becomes an oxidizing resistant film over the gate electrode 3 by means of a CVD method at a film thickness of, for example, about 50 to 200 nm, a RIE is performed on the Si₃N₄ film to form a second sidewall 6 to cover the first sidewall 5 provided on the sidewall of the gate electrode 3. In this way, the sidewalls of the gate electrode 3 are covered by a second sidewall 6 consisting of a Si₃N₄ film, such that heat treatment or deposition of an insulating film in an atmosphere comprising oxidation or oxygen gas after this step does not form an ultra-thin SiO₂ film at the Si interface.

Kajiyama discloses the following at ¶ 33:

As described above, according to the first embodiment, a first sidewall consisting of a ZrO₂ film is formed in the sidewall after the formation of gate electrode 3, so that pressure resistance failure and reliability deterioration due to film loss and damage of the high dielectric gate insulating film can be suppressed. Furthermore, a second sidewall 6 consisting of Si₃N₄ films is formed to cover the first sidewall 5, so that an ultra-thin SiO₂ film is not formed at the Si interface in a later step.

Kajiyama discloses the following at Figures 1(A)-(C):

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*


U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	 (A) (B) (C)
[1E] wherein the high dielectric constant gate insulating film is continuously formed so as to extend from under the gate electrode to under the first insulating sidewall, and	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the high dielectric constant gate insulating film is continuously formed so as to extend from under the gate electrode to under the insulating sidewall. For example: <i>Kajiyama</i> discloses the following at ¶ 29: First, as shown in Fig. 1(A), after forming an element separation layer (not shown) on the Si substrate 1 having a (100) surface, reactive sputtering is performed on the metal target consisting of Zr in the atmosphere of a mixture of argon gas and oxygen gas to form a ZrO₂ film 2 on the Si substrate 1 that becomes a high dielectric gate insulating film, for example, at a thickness of about 5 nm. Thereafter, an n-type polySi film is

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	deposited on the ZrO₂ film 2 by C VD method, for example at a film thickness of about 200 to 300 nm, and then a resist film (not shown) is RIEd to the mask to form a gate electrode 3 on the ZrO₂ film 2. At this time, the ZrO₂ film 2 of the base film is also etched to reduce the film as in the conventional case. Also, etch damage causes damage to the surface of ZrO₂ film 2. After removing the resist membrane, gate electrode 3 is ion-implanted with, for example, arsenic to the mask to form an n-type L DD diffusion layer 4 on the surface of Si substrate 1. <i>Kajiyama</i> discloses the following at ¶ 30: Next, as shown in Fig. 1(B), after depositing a ZrO₂ film that is reactive sputtering and becomes an insulating film over the gate electrode 3 at a film thickness of, for example, about 20 to 100 nm, RIE is performed on this ZrO₂ film to form a first sidewall 5 consisting of a ZrO₂ film on the side of the gate electrode 3. At this time, the ZrO₂ film 2 of the base film is also etched at the same time to remove all. In this way, the film loss is eliminated because the ZrO₂ film is again deposited on the ZrO₂ film 2 that has been reduced by etching at the lower edge of the gate electrode 3. In addition, damage to the surface of the ZrO₂ film 2 is restored by redeposition. Therefore, as with conventional examples of forming gate birds beaks, it is possible to suppress pressure resistance defects and reliability degradation of high dielectric gate insulating films. <i>Kajiyama</i> discloses the following at ¶ 31: Next, as shown in Fig. 1(C), after depositing a Si₃N₄ film that becomes an oxidizing resistant film over the gate electrode 3 by means of a CVD method at a film thickness of, for example, about 50 to 200 nm, a RIE is performed on the Si₃N₄ film to form a second sidewall 6 to cover the first sidewall 5 provided on the sidewall of the gate electrode 3. In this way, the sidewalls of the gate electrode 3 are covered by a second sidewall 6 consisting of a Si₃N₄ film, such that heat treatment or deposition of an insulating film in an atmosphere comprising oxidation or oxygen gas after this step does not form an ultra-thin SiO₂ film at the Si interface. Therefore, it is possible to

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*


U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	prevent a decrease in the specific dielectric constant due to the formation of an ultra-thin SiO₂ film, which is problematic in the case of a high dielectric gate insulating film. <i>Kajiyama</i> discloses the following at Figures 1(A)-(D): 
[1F] part of the high dielectric constant gate insulating film located	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests part of the high dielectric constant gate insulating film located under the first insulating sidewall has a smaller

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
under the first insulating sidewall has a smaller thickness than a thickness of part of the high dielectric constant gate insulating film located under the gate electrode.	thickness than a thickness of part of the high dielectric constant gate insulating film located under the gate electrode. For example, <i>see</i> limitation 1[E] <i>supra</i> .
Claim 2	
2. The semiconductor device of claim 1, further comprising a buffer insulating film between the substrate and the high dielectric constant gate insulating film.	<i>Kajiyama</i> , alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i> . <i>Kajiyama</i> , alone or in combination with one or more references, discloses or suggests a buffer insulating film between the substrate and the high dielectric constant gate insulating film.
Claim 3	
3. The semiconductor device of claim 2, wherein the buffer insulating film is a silicon oxide film.	<i>Kajiyama</i> , alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 2. <i>See</i> claim 2, <i>supra</i> . <i>Kajiyama</i> , alone or in combination with one or more references, discloses or suggests the buffer insulating film is a silicon oxide film.
Claim 4	

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
4. The semiconductor device of claim 1, wherein the first insulating sidewall is an offset sidewall.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the first insulating sidewall is an offset sidewall. For example, <i>see</i> limitations 1[C] and 1[D].
Claim 5	
5. The semiconductor device of claim 1, wherein the high dielectric constant gate insulating film is formed so as not to be located under the second insulating sidewall.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the high dielectric constant gate insulating film is formed so as not to be located under the second insulating sidewall. For example:

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

U.S. Patent No. 7,923,764	Exemplary Disclosures Relevant to <i>Kajiyama</i>
	Kajiyama discloses the following at Figures 1(A)-(D): (A) (B) (C) (D) <i>See also</i> limitations [1E] and [1F].
Claim 6	

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
6. The semiconductor device of claim 1, wherein the high dielectric constant gate insulating film is formed of a Hf based oxide.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the high dielectric constant gate insulating film is formed of a Hf based oxide. For example: <i>Kajiyama</i> discloses the following at ¶ 45: In the first to second embodiments, a ZrO₂ film was used for the high dielectric gate insulating film, but it goes without saying that other high dielectric films, such as a HfO₂ film, a Ta₂O₅ film, or a Al₂O₃ film, can be used instead to obtain the effects of the invention. Furthermore, the effects of the present invention can also be obtained by using a silicate film consisting of a high dielectric and a silicon triage compound in a high dielectric gate insulating film.
Claim 11	
11. The semiconductor device of claim 1, wherein each side end portion of the high dielectric constant gate insulating film has a thickness of 2 nm or less.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests each side end portion of the high dielectric constant gate insulating film has a thickness of 2 nm or less.
Claim 12	

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
12. The semiconductor device of claim 1, wherein a side surface of the high dielectric constant gate insulating film is located at a predetermined distance from a side end surface of the first insulating sidewall toward the gate electrode.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests a side surface of the high dielectric constant gate insulating film is located at a predetermined distance from a side end surface of the first insulating sidewall toward the gate electrode.
Claim 13	
13. The semiconductor device of claim 1, wherein a side surface of the high dielectric constant gate insulating film is located at a predetermined distance from a side end surface of the gate electrode toward the first insulating sidewall.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests a side surface of the high dielectric constant gate insulating film is located at a predetermined distance from a side end surface of the gate electrode toward the first insulating sidewall.
Claim 14	
14. The semiconductor device of claim 1, wherein the second insulating sidewall has a double layer structure including an oxide film and a nitride film.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the second insulating sidewall has a double layer structure including an oxide film and a nitride film.
Claim 15	

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
15. The semiconductor device of claim 1, wherein the second insulating sidewall has a triple layer structure including a first oxide film, a nitride film and a second oxide film.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the second insulating sidewall has a triple layer structure including a first oxide film, a nitride film and a second oxide film.
Claim 16	
16. The semiconductor device of claim 1, wherein a width of the high dielectric constant gate insulating film along a gate length is larger than a width of the gate electrode along the gate length.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests a width of the high dielectric constant gate insulating film along a gate length is larger than a width of the gate electrode along the gate length. For example, <i>Kajiyama</i> discloses the following at Figure 1(D): The diagram shows a cross-section of a semiconductor device. A substrate is shown at the bottom. On top of the substrate, there is a gate electrode labeled '7'. Above the gate electrode, there is a gate insulating film labeled '(D)'. The gate insulating film (D) is wider than the gate electrode (7). The diagram is labeled '(D)' on the left. <i>See also</i> limitations [1E] and [1F].
Claim 17	

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
17. The semiconductor device of claim 1, wherein a width of a bottom surface of the high dielectric constant gate insulating film along a gate length is larger than a width of a bottom surface of the gate electrode along the gate length.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests a width of a bottom surface of the high dielectric constant gate insulating film along a gate length is larger than a width of a bottom surface of the gate electrode along the gate length. For example, <i>see</i> claim 16 <i>supra</i>.
Claim 18	
18. The semiconductor device of claim 1, wherein the high dielectric constant gate insulating film has a relative dielectric constant of 10 or more.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the high dielectric constant gate insulating film has a relative dielectric constant of 10 or more. For example: <i>Kajiyama</i> discloses the following at ¶ 45: In the first to second embodiments, a ZrO₂ film was used for the high dielectric gate insulating film, but it goes without saying that other high dielectric films, such as a HfO₂ film, a Ta₂O₅ film, or a Al₂O₃ film, can be used instead to obtain the effects of the invention. Furthermore, the effects of the present invention can also be obtained by using a silicate film consisting of a high dielectric and a silicon triage compound in a high dielectric gate insulating film.
Claim 19	

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
19. The semiconductor device of claim 1, wherein the high dielectric constant gate insulating film has a larger relative dielectric constant than that of the second insulating sidewall.	<i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the semiconductor device of claim 1. <i>See</i> claim 1, <i>supra</i>. <i>Kajiyama</i>, alone or in combination with one or more references, discloses or suggests the high dielectric constant gate insulating film has a larger relative dielectric constant than that of the second insulating sidewall. For example: <i>Kajiyama</i> discloses the following at ¶ 45: In the first to second embodiments, a ZrO₂ film was used for the high dielectric gate insulating film, but it goes without saying that other high dielectric films, such as a HfO₂ film, a Ta₂O₅ film, or a Al₂O₃ film, can be used instead to obtain the effects of the invention. Furthermore, the effects of the present invention can also be obtained by using a silicate film consisting of a high dielectric and a silicon triage compound in a high dielectric gate insulating film. <i>Kajiyama</i> discloses the following at ¶ 28: In Fig. 1, 1 is a p-type Si substrate, 2 is a high dielectric gate insulating film consisting of ZrO₂ film, 3 is a gate electrode consisting of n-type polySi film, 4 is an LDD diffusion layer consisting of n-type, 5 is a first sidewall consisting of ZrO₂ film (insulation film), 6 is a silicon nitride film (oxidation resistant film, hereinafter referred to as Si₃N₄ film), and 7 is an n⁺-type source drain diffusion layer. <i>Kajiyama</i> discloses the following at ¶ 31: Next, as shown in Fig. 1(C), after depositing a Si₃N₄ film that becomes an oxidizing resistant film over the gate electrode 3 by means of a CVD method at a film thickness of, for example, about 50 to 200 nm, a RIE is performed on the Si₃N₄ film to form a second sidewall 6 to cover the first sidewall 5 provided on the sidewall of the gate

EXHIBIT 764-02: Invalidity of U.S. Patent No. 7,923,764 (the '764 Patent) Based on *Kajiyama*

<u>U.S. Patent No. 7,923,764</u>	<u>Exemplary Disclosures Relevant to <i>Kajiyama</i></u>
	electrode 3. In this way, the sidewalls of the gate electrode 3 are covered by a second sidewall 6 consisting of a Si ₃ N ₄ film, such that heat treatment or deposition of an insulating film in an atmosphere comprising oxidation or oxygen gas after this step does not form an ultra-thin SiO ₂ film at the Si interface. Therefore, it is possible to prevent a decrease in the specific dielectric constant due to the formation of an ultra-thin SiO ₂ film, which is problematic in the case of a high dielectric gate insulating film.