



Silicon Processing

for the VLSI Era
Volume 2 - Process Integration



**SILICON PROCESSING
FOR
THE VLSI ERA**

**VOLUME 2:
PROCESS INTEGRATION**

STANLEY WOLF Ph.D.
Professor, Department of Electrical Engineering
California State University, Long Beach
Long Beach, California

LATTICE PRESS

Sunset Beach, California

DISCLAIMER

This publication is based on sources and information believed to be reliable, but the authors and Lattice Press disclaim any warranty or liability based on or relating to the contents of this publication.

Published by:

Lattice Press,
Post Office Box 340
Sunset Beach, California 90742, U.S.A.

Cover design by Roy Montibon, Visionary Art Resources, Inc., Santa Ana, CA.

Copyright © 1990 by Lattice Press.
All rights reserved. No part of this book may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording or by any information storage and retrieval system without written permission from the publisher, except for the inclusion of brief quotations in a review.

Library of Congress Cataloging in Publication Data
Wolf, Stanley

Silicon Processing for the VLSI Era
Volume 1 : Process Integration

Includes Index
1. Integrated circuits-Very large scale
integration. 2. Silicon. I. Title

86-081923

ISBN 0-961672-4-5

9 8 7 6 5

PRINTED IN THE UNITED STATES OF AMERICA

CONTENTS

PREFACE

CHAP. 1 - PROCESS INTEGRATION FOR VLSI AND ULSI 1

- 1.1 PROCESS INTEGRATION** 5
 - 1.1.1 Process Sequence Used to Fabricate an Integrated-Circuit MOS Capacitor, 5
 - 1.1.2 Specifying a Process Sequence, 6
 - 1.1.3 Levels of Process Integration Tasks, 7
- 1.2 PROCESS-DEVELOPMENT AND PROCESS-INTEGRATION ISSUES** 8

REFERENCES 11

CHAP. 2 - ISOLATION TECHNOLOGIES FOR INTEGRATED CIRCUITS 12

- 2.1 BASIC ISOLATION PROCESSES FOR BIPOLAR ICs** 13
 - 2.1.1 Junction Isolation, 13
 - 2.1.1.1 *Junction Isolation in the SBC Process*
 - 2.1.1.2 *Collector-Diffusion Isolation*
- 2.2 BASIC ISOLATION PROCESS FOR MOS ICs (LOCOS ISOLATION)** 17
 - 2.2.1 Punchthrough Prevention between Adjacent Devices in MOS Circuits, 20
 - 2.2.2 Details of the Semirecessed Oxide LOCOS Process, 20
 - 2.2.2.1 *Pad-Oxide Layer.*
 - 2.2.2.2 *CVD of Silicon Nitride Layer.*
 - 2.2.2.3 *Mask and Etch Pad-Oxide/Nitride Layer to Define Active Regions.*

2.2.2.4	<i>Channel-Stop Implant.</i>	
2.2.2.5	<i>Problems Arising from the Channel-Stop Implants.</i>	
2.2.2.6	<i>Grow Field Oxide.</i>	
2.2.2.7	<i>Strip the Masking Nitride/Pad-Oxide Layer.</i>	
2.2.2.8	<i>Regrow Sacrificial Pad Oxide and Strip (Kooi Effect).</i>	
2.2.3	Limitations of Conventional Semi-Recessed Oxide LOCOS for Small-Geometry ICs,	27
2.3	FULLY RECESSED OXIDE LOCOS PROCESSES	28
2.3.1	Modeling the LOCOS Process,	31
2.4	ADVANCED SEMIRECESSED OXIDE LOCOS ISOLATION PROCESSES	31
2.4.1	Etched-Back LOCOS,	31
2.4.2	Polybuffered LOCOS,	32
2.4.3	SILO (Sealed-Interface Local Oxidation),	33
2.4.4	Laterally Sealed LOCOS Isolation,	35
2.4.5	Bird's Beak Suppression in LOCOS by Mask-Stack Engineering,	38
2.4.6	Planarized SILO with High-Energy Channel-Stop Implant,	38
2.5	ADVANCED FULLY RECESSED OXIDE LOCOS ISOLATION PROCESSES	39
2.5.1	SWAMI (Sidewall-Masked Isolation Technique),	39
2.5.2	SPOT (Self-Aligned Planar-Oxidation Technology),	41
2.5.3	FUROX (Fully Recessed Oxide),	41
2.5.4	OSELO II,	43
2.6	NON-LOCOS ISOLATION TECHNOLOGIES I: (TRENCH ETCH AND REFILL)	45
2.6.1	Shallow Trench and Refill Isolation,	45
2.6.1.1	<i>BOX Isolation.</i>	
2.6.1.2	<i>Modifications to Improve BOX Isolation.</i>	
2.6.2	Moderate-Depth Trench and Refill Isolation,	48
2.6.2.1	<i>U-Groove Isolation.</i>	
2.6.2.2	<i>Toshiba Moderate-Depth Trench Isolation for CMOS.</i>	
2.6.3	Deep, Narrow Trench and Refill,	51
2.6.3.1	<i>Reactive Ion Etching of the Substrate.</i>	
2.6.3.2	<i>Refilling the Trench.</i>	
2.6.3.3	<i>Planarization after Refill.</i>	

2.7 NON-LOCOS ISOLATION TECHNOLOGIES, II: SELECTIVE EPITAXIAL GROWTH (SEG) 58

- 2.7.1 Refill by SEG of Windows Cut into Surface Oxide, 59
- 2.7.2 Simultaneous Single-Crystal/Poly Deposition (SSPD), 60
- 2.7.3 Etching of Silicon Trenches and Refilling with SEG to Form Active Device Regions, 61
- 2.7.4 Selective-Epitaxial-Layer Field Oxidation (SELFOX), 61
- 2.7.5 SEG Refill of Trenches (as an Alternative to Poly Refill), 62
- 2.7.6 Epitaxial Lateral Overgrowth (ELO), 62

2.8 MISCELLANEOUS NON-LOCOS ISOLATION TECHNOLOGIES 63

- 2.8.1 Field-Shield Isolation, 63
- 2.8.2 Buried Insulator between Source/Drain Polysilicon (BIPS), 64

2.9 SUMMARY: CANDIDATE ISOLATION TECHNOLOGIES FOR SUBMICRON DEVICES 65

- 2.9.1 Basic Requirements of VLSI and ULSI Isolation Technologies, 65
- 2.9.2 The Need for Planarity, 65
- 2.9.3 How the Various Isolation Technologies Meet the Requirements, 66

2.10 SILICON-ON-INSULATOR (SOI) ISOLATION TECHNOLOGIES 66

- 2.10.1 Dielectric Isolation, 67
- 2.10.2 Wafer Bonding, 70
- 2.10.3 Silicon-on-Sapphire (SOS), 72
- 2.10.4 Separation by Implanted Oxygen (SIMOX), 72
- 2.10.5 Zone-Melting Recrystallization (ZMR), 75
- 2.10.6 Full Isolation by Porous Oxidized Silicon (FIPOS), 76
- 2.10.7 Novel SOI CMOS Processes with Selective Oxidation and Selective Epitaxial Growth, 77

REFERENCES 79

**CHAP. 3 - CONTACT TECHNOLOGY AND
LOCAL INTERCONNECTS FOR VLSI** 84

**3.1 THE ROLE OF CONTACT STRUCTURES IN DEVICE AND
CIRCUIT BEHAVIOR** 84

3.1.1 Contact Structures in Planar MOSFETs and Bipolar Transistors, 85

3.2 THEORY OF METAL-SEMICONDUCTOR CONTACTS 87

**3.3 EXTRACTING VALUES OF SPECIFIC CONTACT RESISTIVITY
FROM MEASUREMENTS** 91

3.3.1 Extraction of the Specific Contact Resistivity from an Ideal Contact Structure, 92

3.3.2 Current Flow in Actual Contact Structures, 93

3.3.3 Contact Structures Used to Extract ρ_c , 94

3.3.4 Procedure for Accurately Extracting ρ_c from CBKR Test Structures, 97

3.3.5 Reported Values of ρ_c for Various Contact Structures, 100

3.3.6 Use of a Simple Contact-Chain Structure to Monitor Contact Resistance, 101

**3.4 THE EVOLUTION OF CONVENTIONAL METAL-TO-SILICON
CONTACTS** 101

3.4.1 The Basic Process Sequence of Conventional Ohmic-Contact Structures to Silicon, 102

3.4.2 Additional Details Concerning the Processing Steps, 103

3.4.2.1 *Formation of the Heavily Doped Regions in the Silicon.*

3.4.2.2 *Formation of Contact Openings (Etching).*

3.4.2.3 *Sidewall Contouring of the Contact Holes by Reflow.*

3.4.2.4 *Sidewall Contouring by Etching.*

3.4.2.5 *Deposition.*

3.4.2.6 *Metal Deposition and Patterning.*

3.4.2.7 *Sintering the Contacts.*

3.4.3 Aluminum-Silicon Contact Characteristics, 111

3.4.3.1 *The Kinetics of the Al-Si Interface During Sintering.*

3.4.4 Use of Aluminum-Silicon Alloys to Reduce Junction Spiking, 116

3.4.5 Platinum Silicide-to-Silicon Contacts, 117

3.4.5.1 *Process Sequence Used to Form PtSi-Si Contacts.*

3.4.5.2 *Limitations of the PtSi-Si Contact Structure.*

3.5 DIFFUSION BARRIERS 121

- 3.5.1 Theory of Diffusion Barrier Layers, 121
- 3.5.2 Materials Used as Diffusion Barriers, 124
 - 3.5.2.1 *Sputter-Deposited Titanium-Tungsten (Stuffed Barrier).*
 - 3.5.2.2 *Polysilicon (Sacrificial Barrier).*
 - 3.5.2.3 *Titanium (Sacrificial Barrier).*
 - 3.5.2.4 *Titanium Nitride (Passive Barrier).*
 - 3.5.2.5 *CVD Tungsten.*
 - 3.5.2.6 *Experimental Diffusion Barrier Materials.*

3.6 MULTILAYERED OHMIC-CONTACT STRUCTURES TO SILICON 131

- 3.6.1 Al-Ti:W-PtSi-Si Contacts, 132
- 3.6.2 Al-TiN-Ti-Si Contacts, 132
- 3.6.3 Mo-Ti:W-Si and Mo-Ti-Si Contacts, 134

3.7 SCHOTTKY-BARRIER CONTACTS 134**3.8 THE IMPACT OF THE INTRINSIC SERIES RESISTANCE ON MOS TRANSISTOR PERFORMANCE 137**

- 3.8.1 The Impact of R_s on MOSFET Performance, 137
- 3.8.2 Estimates of R_{sh} , R_{sp} , R_{ac} , and R_{co} , 138
- 3.8.3 Impact of R_s on Device Characteristics, 142
- 3.8.4 Summary of the Impact of Intrinsic Series- Resistance Effects on MOSFET Performance, 142

3.9 ALTERNATIVE (SELF-ALIGNED) CONTACT STRUCTURES FOR ULSI MOS DEVICES 143

- 3.9.1 Self-Aligned Silicide Contacts, 144
 - 3.9.1.1 *Self-Aligned Titanium Silicide Contacts.*
 - 3.9.1.2 *Self-Aligned Cobalt Silicide Contacts.*
 - 3.9.1.3 *Measuring r_c of Self-Aligned Silicide Contacts.*
- 3.9.2 Buried-Oxide MOS Contact Structure (BOMOS), 153

3.10 FORMATION OF SHALLOW JUNCTIONS AND THEIR IMPACT ON CONTACT FABRICATION 154

- 3.10.1 Conventional Shallow-Junction Formation, 154
- 3.10.2 Alternative Approaches to Forming Shallow Junctions, 155
- 3.10.3 Impact of Shallow Junctions on Contact Formation, 160

3.11 BURIED CONTACTS AND LOCAL INTERCONNECTS 160

- 3.11.1 Butted Contacts and Buried Contacts, 160
- 3.11.2 Local Interconnects, 162
 - 3.11.2.1 *Selectively Formed TiSi₂.*
 - 3.11.2.2 *Ti:W over CoSi₂.*
 - 3.11.2.3 *TiN Formed over TiSi₂.*
 - 3.11.2.4 *Dual-Doped Polysilicon LI with Diffused Source/Drain Junctions.*
 - 3.11.2.5 *CVD W-Clad Polysilicon LI.*

REFERENCES**CHAP. 4 - MULTILEVEL INTERCONNECT TECHNOLOGY FOR VLSI AND ULSI 176****4.1 EARLY DEVELOPMENT OF INTERCONNECT TECHNOLOGY FOR INTEGRATED CIRCUITS 176**

- 4.1.1 Interconnects for Early Bipolar ICs, 176
- 4.1.2 Interconnects in Silicon-Gate NMOS ICs, 178
- 4.1.3 Evolution of Interconnects for Bipolar ICs, 179
- 4.1.4 Evolution of Interconnects for CMOS ICs, 180

4.2 THE NEED FOR MULTILEVEL INTERCONNECT TECHNOLOGIES 180

- 4.2.1 Interconnect Limitations of VLSI, 181
 - 4.2.1.1 *Functional Density.*
 - 4.2.1.2 *Propagation Delay.*
 - 4.2.1.3 *Ease of Design and Gate Utilization for ASICs and Wafer Scale Integration.*
 - 4.2.1.4 *Cost.*
- 4.2.2 Problems Associated with Multimetal Interconnect Processes, 187
- 4.2.3 Terminology of Multilevel Interconnect Structures, 188

4.3 MATERIALS FOR MULTILEVEL INTERCONNECT TECHNOLOGIES 189

- 4.3.1 Conductor Materials for Multilevel Interconnects, 189
 - 4.3.1.1 *Requirements of Conductor Materials Used for VLSI Interconnects.*
 - 4.3.1.2 *Local Interconnect Conductor Materials (Polysilicon, Metal-Silicides, and Polycides).*

4.3.1.3	<i>Aluminum Metallization.</i>	
4.3.1.4	<i>Tungsten and Other Conductor Materials for VLSI Interconnects.</i>	
4.3.2	Dielectric Materials for Multilevel Interconnects,	194
4.3.2.1	<i>Requirements of Dielectric Layers in Multilevel Interconnects.</i>	
4.3.2.2	<i>Poly-Metal Interlevel Dielectric (PMD) Materials.</i>	
4.3.2.3	<i>CVD SiO₂ Films as Intermetal Dielectrics.</i>	
4.3.2.4	<i>Low-Temperature-TEOS SiO₂ Films as Intermetal Dielectrics.</i>	
4.3.2.5	<i>Other Materials and Deposition Processes Used to Form Intermetal Dielectrics.</i>	
4.4	PLANARIZATION OF INTERLEVEL DIELECTRIC LAYERS	199
4.4.1	Terminology of Planarization in Multilevel Interconnects,	199
4.4.1.1	<i>Degree of Planarization.</i>	
4.4.1.2	<i>The Need for Dielectric Planarization.</i>	
4.4.1.3	<i>The Price that Must be Paid as the Degree of Dielectric Planarization is Increased.</i>	
4.4.1.4	<i>Design Rules Related to Intermetal Dielectric-Formation and Planarization Processes.</i>	
4.4.2	Step Height Reduction of Underlying Topography as a Technique to Alleviate the Need for Planarization,	208
4.4.2.1	<i>Provide Substrate Topography that is Completely Planar.</i>	
4.4.2.2	<i>Provide a Planar Surface over Local Interconnect Levels.</i>	
4.4.2.3	<i>Minimize the Thickness of the Metal 1 Layer.</i>	
4.4.2.4	<i>Achieve Smoothing of Steps in DM1 by Sloping the Sidewalls of Metal-1 Lines.</i>	
4.4.3	Deposition of Thick CVD SiO₂ Layers and Etching Back Without a Sacrificial Layer,	211
4.4.4	Oxide Spacers,	212
4.4.5	Polyimides as Intermetal Dielectrics,	214
4.4.6	Planarizing by Use of Bias-Sputtered SiO₂,	217
4.4.7	CVD SiO₂ and Bias-Sputter Etchback,	220
4.4.8	Planarization by Sacrificial Layer Etchback,	222
4.4.8.1	<i>Degree of Planarization Achieved by Sacrificial Etchback.</i>	
4.4.8.2	<i>Advantages of the Sacrificial Etchback Process.</i>	
4.4.8.3	<i>Sacrificial Etchback Process Problems.</i>	
4.4.8.4	<i>Alternative Sacrificial Etchback Processes.</i>	
4.4.9	Spin-On Glass (SOG),	449
4.4.9.1	<i>SOG Process Integration.</i>	
4.4.9.2	<i>The Etchback SOG Process.</i>	
4.4.9.3	<i>The Non-Etchback SOG Process.</i>	
4.4.10	Electron-Cyclotron-Resonance Plasma CVD,	237
4.4.11	Chemical-Mechanical Polishing,	238

4.5. METAL DEPOSITION AND VIA FILLING 240

- 4.5.1 Conventional Approach to Via Fabrication and Formation of Metal-to-Metal Contacts through the Vias, 240
 - 4.5.1.1 *Design Rules of Multilevel Metal Systems which are Impacted by Conventional Via Processing Limitations.*
- 4.5.2 Advanced Via Processing (Vertical Vias and Complete Filling of Vias by Metal), 244
 - 4.5.2.1 *Increases in Packing Density Resulting from Advanced Via Process Technology.*
- 4.5.3 Processing Techniques which Allow Vertical Vias to be Implemented, 245
 - 4.5.3.1 *Required Degree of Via Filling by Plugs.*
- 4.5.4 CVD W Techniques for Filling Vertical Vias and Contact Holes, 245
 - 4.5.4.1 *General Information on the CVD Tungsten Process.*
 - 4.5.4.2 *Blanket CVD W and Etchback.*
 - 4.5.4.3 *Selective CVD W.*
- 4.5.5 Other CVD Via Filling Processes, 253
 - 4.5.5.1 *Blanket CVD Polysilicon and Etchback for Contact Hole Filling.*
 - 4.5.5.2 *Selective Deposition of Poly.*
 - 4.5.5.3 *Selectively Formed Silicide Contact Plugs.*
 - 4.5.5.4 *CVD Aluminum.*
- 4.5.6 Alternatives to CVD for Filling of Vias, 254
 - 4.5.6.1 *Bias Sputtering of Al to Achieve Complete Filling of Via Holes.*
 - 4.5.6.2 *Laser Planarization of Al Films.*
 - 4.5.6.3 *Contact Hole and Via Filling by Selective Electroless Metal Deposition.*
- 4.5.7 Pillar Formation as an Alternative to Filling Contact Holes and Vias, 258

4.6 FILLED GROOVES IN A DIELECTRIC LAYER 259**4.7 MANUFACTURING YIELD AND RELIABILITY ISSUES OF VLSI INTERCONNECTS 260**

- 4.7.1 Factors Which Impact Manufacturing Yield, 261
- 4.7.2 Multilevel Interconnect-Related Yield Issues, 261
- 4.7.3 General Reliability Issues Associated with IC Interconnects, 264
 - 4.7.3.1 *Electromigration.*
 - 4.7.3.2 *Electromigration at the Contacts.*
 - 4.7.3.3 *Stress-Induced Metal Cracks and Voids.*
 - 4.7.3.4 *Corrosion.*
- 4.7.4 Reliability Issues Associated with Multilevel Interconnects, 268

4.7.4.1 *Hillock Formation and Prevention Measures.*

4.7.4.2 *Dielectric Void Reliability Problems.*

4.8 PASSIVATION LAYERS 273

4.9 SURVEY OF MULTILEVEL METAL SYSTEMS 276

4.9.1 Bipolar Double-Level Metal Systems, 276

4.9.2 CMOS Double-Level-Metal Systems, 277

4.9.2.1 *Non-Planarized DLM (2.0 μm CMOS).*

4.9.2.2 *Non-Planarized DLM: CVD-W Metal (2.0- μm NMOS).*

4.9.2.3 *Resist Etchback, Bias-Sputtered SiO_2 , and SOG DLM for 1.5 μm CMOS.*

4.9.2.4 *Non-Sacrificial Layer Etchback DLM (1.0- μm CMOS).*

4.9.2.5 *Alternative CMOS DLM Process with Ti:W/Mo as Metal 1.*

4.9.2.6 *DLM Processes for Submicron CMOS.*

4.9.3 Three-Level Metal Systems, 283

4.9.4 Four-Level Metal Systems, 285

**4.10 SUMMARY OF MULTILEVEL INTERCONNECT
TECHNOLOGY REQUIREMENTS FOR VLSI 286**

REFERENCES 287

**CHAP. 5 - MOS DEVICES AND
NMOS PROCESS INTEGRATION 298**

5.1 MOS DEVICE PHYSICS 298

5.1.1 The Structure and Device Fundamentals of MOS Transistors, 298

5.1.2 The Threshold Voltage of the MOS Transistor, 301

5.1.3 Impact of Source-Body Bias on V_T (Body Effect), 304

5.1.4 Current-Voltage Characteristics of
MOS Transistors, 305

5.1.5 The Capacitances of MOS Transistors, 307

**5.2 MAXIMIZING DEVICE PERFORMANCE THROUGH DEVICE
DESIGN AND PROCESSING TECHNOLOGY 307**

5.2.1 Output Current (I_D) and Transconductance (g_m), 308

5.2.2 Controlling the Threshold Voltage through Process
and Circuit-Design Techniques, 309

5.2.3 Subthreshold Currents (I_{Dst} when $V_G < |V_{Tl}|$), 311

5.2.4	Switching Speed,	313
5.2.5	Junction Breakdown Voltage (Drain-to-Substrate),	313
5.2.6	Gate-Oxide Breakdown Voltage,	314
5.2.7	High Field-Region Threshold-Voltage Value,	315
5.3	THE EVOLUTION OF MOS TECHNOLOGY (PMOS AND NMOS)	315
5.3.1	Aluminum-Gate PMOS,	316
5.3.2	Silicon-Gate MOS Technology,	318
5.3.3	Reduction of Oxide-Charge Densities,	319
5.3.4	Ion Implantation for Adjusting Threshold Voltage,	321
5.3.5	Isolation Technology for MOS,	323
5.3.6	Short-Channel Devices,	323
5.4	PROCESS SEQUENCE FOR FABRICATING NMOS INVERTERS WITH DEPLETION-MODE LOADS	324
5.4.1	Operation of an NMOS Inverter with a Depletion-Mode Load,	324
5.4.2	Process Sequence of a Basic E-D NMOS IC Technology,	327
5.4.2.1	<i>Starting Material.</i>	
5.4.2.2	<i>Active Region and Field Region Definitions.</i>	
5.4.2.3	<i>Gate-Oxide Growth and Threshold-Voltage Adjust Implant</i>	
5.4.2.4	<i>Polysilicon Deposition and Patterning.</i>	
5.4.2.5	<i>Formation of the Source and Drain Regions.</i>	
5.4.2.6	<i>Contact Formation.</i>	
5.4.2.7	<i>Metallization Deposition and Patterning.</i>	
5.4.2.8	<i>Passivation Layer and Pad Mask.</i>	
5.5	SHORT-CHANNEL EFFECTS AND HOW THEY IMPACT MOS PROCESSING	338
5.5.1	Effect of Gate Dimensions on Threshold Voltage,	338
5.5.1.1	<i>Short Channel Threshold Voltage Effect.</i>	
5.5.1.2	<i>Narrow Gate-Width Effect on Threshold Voltage.</i>	
5.5.2	Short-Channel Effects on Subthreshold Currents (Punchthrough and Drain-Induced Barrier Lowering),	341
5.5.3	Short-Channel Effects on I-V Characteristics,	343
5.5.4	Summary of Short-Channel Effects on the Fabrication of MOS ICs,	346
5.6	HOT-CARRIER EFFECTS IN MOSFETS	348
5.6.1	Substrate Currents Due to Hot Carriers,	349

- 5.6.2 Hot-Carrier Injection into the Gate Oxide, 350
- 5.6.3 Device-Performance Degradation Due to Hot-Carrier Effects, 352
- 5.6.4 Techniques for Reducing Hot-Carrier Degradation, 354
- 5.6.5 Lightly Doped Drains, 354
 - 5.6.5.1 *Drain Engineering for Optimum LDD Structures.*
 - 5.6.5.2 *Asymmetrical Characteristics of LDD MOSFETs.*
- 5.6.6 The Impact of IC Processing on Hot-Carrier Device Degradation, 361
- 5.6.7 Hot-Carrier Effects in PMOS Transistors, 362
- 5.6.8 Gate-Induced Drain-Leakage Current, 363

REFERENCES 363**CHAP. 6 - CMOS PROCESS INTEGRATION 368****6.1 INTRODUCTION TO CMOS TECHNOLOGY 368**

- 6.1.1 The Power-Dissipation Crisis of VLSI and How CMOS Came to the Rescue, 368
- 6.1.2 Historical Evolution of CMOS, 370
- 6.1.3 Operation of CMOS Inverters, 373
- 6.1.4 Advantages (and Disadvantages) of Modern CMOS Technologies, 376
 - 6.1.4.1 *Device/Chip Performance Advantages.*
 - 6.1.4.2 *Reliability Advantages of CMOS.*
 - 6.1.4.3 *Circuit Design Advantages of CMOS.*
 - 6.1.4.4 *Cost Analysis of CMOS.*
- 6.1.5 Disadvantages of CMOS, 380

6.2 THE WELL CONTROVERSY IN CMOS 381

- 6.2.1 The Need for Wells in CMOS, 381
- 6.2.2 *p*-Well CMOS, 383
- 6.2.3 *n*-Well CMOS, 384
- 6.2.4 CMOS on Epitaxial Substrates, 385
- 6.2.5 Twin-Well CMOS, 387
- 6.2.6 Retrograde-Well CMOS, 389
- 6.2.7 Summary of CMOS Well-Technology Issues, 392

6.3 *p*-CHANNEL DEVICES IN CMOS 392

- 6.3.1 PMOS Devices with n^+ -Polysilicon Gates, 392
 - 6.3.1.1 *Punchthrough Susceptibility.*

- 6.3.2 PMOS Devices with p^+ -Polysilicon Gates, 397
- 6.3.3 Gate Materials having Symmetrical Work Functions (with Respect to both NMOS and PMOS Devices), 398

6.4 LATCHUP IN CMOS 400

- 6.4.1 Parasitic *pnpn* Structures in CMOS Circuits, 400
- 6.4.2 Circuit Behavior of *pnpn* Diodes, 402
- 6.4.3 Device Physics Behavior of *pnpn* Diodes, 403
- 6.4.4 Summary of Conditions That Must Exist in Order for Latchup to Occur, 406
- 6.4.5 Circuit Behavior of Actual *pnpn* Structures in CMOS Circuits, 406
 - 6.4.5.1 Value of β in CMOS Vertical Parasitic Bipolar Transistors.
 - 6.4.5.2 Value of β in CMOS Lateral Parasitic Bipolar Transistors.
- 6.4.6 Circuit and Device Effects that Induce Latchup, 408
 - 6.4.6.1 An external stimulus forward-biases the emitter-base of one transistor, and its collector current then turns-on the second transistor.
 - 6.4.6.2 An external stimulus causes current to flow through both bypass resistors, forward-biasing one or both bipolar transistors.
 - 6.4.6.3 Current is shunted through one of the parasitic transistors by some degradation mechanism, and the resulting collector current flows through the bypass resistor of the second transistor and turns it on.
- 6.4.7 Test Methods for Characterizing Latchup, 410
 - 6.4.7.1 Modelling Latchup in CMOS Technology.
- 6.4.8 Techniques for Reduction or Elimination of Latchup Susceptibility, 413
 - 6.4.8.1 Processing Techniques that Reduce the Current Gains of the Parasitic Bipolar Transistors.
 - 6.4.8.2 Processing Techniques that Reduce R_{sub} and R_w or Eliminate the *pnpn* Structure.
 - 6.4.8.3 Circuit Layout Techniques used to Decouple Parasitic Bipolar Transistors.

6.5 CMOS ISOLATION TECHNOLOGY 419

- 6.5.1 Trench Isolation for CMOS, 425
- 6.5.2 Isolation by Selective-Epitaxial Growth for CMOS, 426

6.6 CMOS PROCESS SEQUENCES 428

- 6.6.1 Basic *n*-Well CMOS Process Sequence, 428
- 6.6.2 Twin-Well CMOS Process Sequence, 431
 - 6.6.2.1 Starting Material.
 - 6.6.2.2 Forming the Wells and Channel Stops.

- 6.6.2.3 *Active and Field Region Definition.*
- 6.6.2.4 *Gate Oxide Growth and Threshold Voltage Adjustment.*
- 6.6.2.5 *Polysilicon Deposition and Patterning.*
- 6.6.2.6 *Formation of the Source/Drain Regions.*
- 6.6.2.7 *CVD Oxide Deposition and Contact Formation.*
- 6.6.2.8 *Metal 1 Deposition and Patterning.*
- 6.6.2.9 *Intermetal Dielectric Deposition/Planarization and Via Patterning.*
- 6.6.2.10 *Metal 2 Deposition and Patterning.*
- 6.6.2.11 *Passivation Layer Deposition and Patterning.*

6.7 MISCELLANEOUS CMOS TOPICS 441

- 6.7.1 Electrostatic Discharge Protection for CMOS, 441
 - 6.7.1.1 *Diode Protection.*
 - 6.7.1.2 *Node-to-Node Punchthrough.*
 - 6.7.1.3 *Gate-Controlled Breakdown Structure.*
 - 6.7.1.4 *pnpn-Diode ESD Protection for Advanced CMOS Circuits.*
- 6.7.2 Power Supply Voltage Levels for Future CMOS, 446
- 6.7.3 Low-Temperature CMOS, 446
- 6.7.4 Three-Dimensional CMOS, 447

REFERENCES 447

CHAPTER 7 - BIPOLAR AND BICMOS PROCESS INTEGRATION 453

7.1 BIPOLAR TRANSISTOR STRUCTURES FOR INTEGRATED CIRCUITS 453

- 7.1.1 The Transistor Action 454
 - 7.1.1.1 *Basic Bipolar Transistor Physics.*
 - 7.1.1.2 *Bipolar Transistor Current Gain.*
- 7.1.2 Integrated-Circuit Transistor Structures 458

7.2 DIGITAL CIRCUITS USING BIPOLAR TRANSISTORS 459

- 7.2.1 Basic Bipolar-Transistor Inverter Circuits 459
- 7.2.2 Bipolar Digital-Logic-Circuit Families 460

7.3 MAXIMIZING BIPOLAR TRANSISTOR PERFORMANCE THROUGH DEVICE DESIGN & PROCESSING TECHNOLOGY 464

7.3.1	Current Gain	464
7.3.2	Early Voltage	466
7.3.3	High-Level Injection Effects (Kirk Effect)	467
7.3.4	Operating-Voltage Limits in Bipolar Transistors	468
7.3.4.1	Reachthrough Breakdown.	
7.3.4.2	Punchthrough Breakdown.	
7.3.4.3	Breakdown Voltage and High-Level Injection Limits in Advanced Bipolar Transistors.	
7.3.5	Parasitic Series Resistances in Bipolar Transistors	472
7.3.5.1	Collector Series Resistance, R_C .	
7.3.5.2	Base Series Resistance, R_B .	
7.3.5.3	Base-Spreading Resistance, R_{B2} (and Emitter Current Crowding).	
7.3.5.4	Emitter Series Resistance, R_E .	
7.3.6	Parasitic Junction Capacitances in Bipolar Transistors	475
7.3.6.1	Storage Capacitances in Bipolar Transistors.	
7.3.7	Bipolar Transistor Unity-Gain Frequency, f_T	477
7.3.8	First Order <i>n</i> p <i>n</i> Device Design	477
7.3.9	Switching Speed Behavior in Bipolar ICs	478
7.3.9.1	Propagation-Delay Time Calculation in Bipolar Transistors.	
7.3.9.2	Propagation Delay in Digital MOS versus Digital Bipolar Circuits.	
7.3.9.3	General Switching Speed Behavior of Digital Bipolar Circuits.	
7.4	NON-OXIDE-ISOLATED BIPOLAR <i>n</i> p <i>n</i> TRANSISTOR STRUCTURES	482
7.4.1	Triple-Diffused (3D) Process	483
7.5	STANDARD-BURIED-COLLECTOR PROCESS	483
7.5.1	Characteristics of <i>n</i> p <i>n</i> Transistors Fabricated with the Standard-Buried-Collector (SBC) Process	483
7.5.1.1	Limitations of Junction-Isolated SBC Transistors for VLSI Circuits.	
7.5.2	Standard-Buried-Collector Process Flow	486
7.5.2.1	Starting Material.	
7.5.2.2	Buried Layer Formation.	
7.5.2.3	Epitaxial Growth.	
7.5.2.4	Formation of Isolation Regions.	
7.5.2.5	Deep-Collector Contact Formation (Optional).	
7.5.2.6	Base Region Formation.	
7.5.2.7	Emitter Region Formation.	
7.5.2.8	Contact and Interconnect Layer Formation.	
7.5.2.9	Washed Emitters.	
7.5.2.10	Schottky Contacts.	
7.6	OXIDE-ISOLATED BIPOLAR TRANSISTORS	498

7.7 ADVANCED BIPOLAR TRANSISTOR STRUCTURES FOR VLSI AND ULSI 500**7.8 ADVANCED EMITTER STRUCTURES 501****7.8.1 Polysilicon Emitters 501***7.8.1.1 Models that Describe Polysilicon-Emitter Behavior.**7.8.1.2 Process Technology for Polysilicon-Emitter Fabrication.***7.8.2 Heterojunction Bipolar Transistors (HBTs) 506****7.9 SELF-ALIGNED BIPOLAR STRUCTURES 510****7.9.1 Double-Polysilicon Self-Aligned Structures 510***7.9.1.1 Limitations of Double-Polysilicon SA Structures.**7.9.1.2 Current-Gain Degradation Due to Sidewall Injection in SA Bipolar Structures.**7.9.1.3 Link-Up Region Formation.***7.9.2 Single-Polysilicon Self-Aligned Bipolar Structures 516****7.9.3 Sidewall-Base-Contact Structures (SICOS) 520****7.10 TRENCH-ISOLATED BIPOLAR TRANSISTORS 522****7.11 BICMOS TECHNOLOGY 523****7.11.1 Device and Circuit Advantages of BiCMOS 524***7.11.1.1 Comparison of BiCMOs and CMOS Propagation Delay Times.**7.11.1.2 Power Consumption of BiCMOS versus CMOS Gates.**7.11.1.3 Capability of Providing Either TTL or ECL Outputs From a BiCMOS Chip.**7.11.1.4 Process Complexity Increases Associated with BiCMOS.**7.11.1.5 Extending Process Equipment Life by Fabricating BiCMOS.***7.12 CLASSIFICATION OF BICMOS TECHNOLOGIES 529****7.12.1 Digital BiCMOS Technology 531***7.12.1.1 Low-Cost Digital BiCMOS Technology.**7.12.1.2 High-Performance Digital BiCMOS.**7.12.1.3 Device-Design Issues Related to Optimizing a High-Performance Digital Modified-Twin-Well BiCMOS Process.**7.12.1.4 An Example Process Sequence for Fabricating High-Performance 5-V Digital BiCMOS ICs.***7.12.2 Process Integration of Analog/Digital BiCMOS 543***7.12.2.1 Process-Integration Issues of Medium-Voltage Analog BiCMOS.**7.12.2.2 An Example of an Analog/Digital BiCMOS Process.*

7.12.3 BiCMOS Applications	551
7.12.3.1 Digital Logic Circuits and Gate Arrays.	
7.12.3.2 Interface Driver Circuits.	
7.12.3.3 BiCMOS SRAMs.	
7.12.3.4 Analog/Digital Applications.	
7.13 Trends in BiCMOS Technology	556
7.13 COMPLEMENTARY BIPOLAR (CB) TECHNOLOGY	557
REFERENCES	560
 CHAP. 8 - SEMICONDUCTOR MEMORY PROCESS INTEGRATION	 557
8.1 TERMINOLOGY OF SEMICONDUCTOR MEMORIES	557
8.1.1 Random-Access and Read-Only Memories (RAMs and ROMs)	568
8.1.2 Semiconductor-Memory Architecture	568
8.1.3 Semiconductor-Memory Types	570
8.1.4 Read Access Times and Cycle Times in Memories	571
8.1.5 Recently Introduced On-Chip Peripheral Circuits	571
8.1.6 Logic-Memory Circuits	571
8.2 STATIC RANDOM-ACCESS MEMORIES (SRAMS)	572
8.2.1 MOS SRAMs	575
8.2.1.1 Circuit Operation of MOS SRAM Cells.	
8.2.1.2 SRAM Processing and Cell Layout Issues.	
8.2.1.3 High-Valued Polysilicon Load-Resistors for MOS SRAMs	
8.2.2 Bipolar and BiCMOS SRAMS	584
8.2.2.1 BiCMOS SRAMs.	
8.3 DYNAMIC RANDOM ACCESS MEMORIES (DRAMs)	587
8.3.1 Evolution of DRAM Technology	587
8.3.1.1 One-Transistor DRAM Cell Design.	
8.3.1.2 Operation of the One-Transistor DRAM Cell.	
8.3.1.3 Writing, Reading, and Refreshing DRAM Cells.	
8.3.1.4 Quantity of Charge Stored on DRAM Cells and Their Capacitance.	
8.3.1.5 High-Capacity (Hi-C) DRAM Cells.	
8.3.1.6 CMOS DRAMs.	
8.3.2 Design and Economic Constraints on Advanced DRAM Cells	597

CONTENTS

xxiii

8.3.3 Trench Capacitor DRAM Cells	600
8.3.3.1 Trench Capacitor Processing for DRAMs.	
8.3.3.2 First Generation Trench Capacitor-based DRAM Cells.	
8.3.3.3 Trench Capacitor Structures with the Storage Electrode Inside the Trench (Inverted Trench Cell).	
8.3.3.4 Trench Capacitor Cells with the Access Transistor Stacked Above the Trench Capacitor.	
8.3.4 Stacked Capacitor DRAM Cells	609
8.3.5 Soft-Error Failures in DRAMs	615
8.3.5.1 Techniques Used to Reduce the Soft-Error Rates in DRAMs.	
8.3.6 The DRAM as a Technology Driver	618
8.4 MASKED READ-ONLY MEMORIES (ROMs)	619
8.4.1 Masked ROM Implementation	620
8.5 PROGRAMMABLE ROMS (PROMS)	621
8.6 ERASABLE PROGRAMMABLE READ-ONLY MEMORIES (EPROMS)	623
8.7 ELECTRICALLY-ERASABLE PROMS (EEPROMS)	628
8.7.1 MNOS-Based EEPROMs	628
8.7.2 FLOTOX EEPROMs	629
8.7.3 Textured-Polysilicon EEPROMs	631
8.8 FLASH EEPROMS	632
8.9 NONVOLATILE FERROELECTRIC MOS RAMS	635
REFERENCES	637

CHAP. 9 - PROCESS SIMULATION

643

9.1 OVERVIEW OF PROCESS SIMULATION	644
9.1.1 Hierarchy of Simulation Tools for IC Development	644
9.1.2 Benefits and Limitations of Process Simulation	645
9.1.3 Overview of Process Simulators	647
9.1.3.1 Simulator Availability.	
9.1.4 General Aspects of Process Simulation	650
9.1.4.1 Analytical and Numerical Methods of Solving the Equations that Describe Processes.	

9.1.4.2 *Phenomenological versus Physical Models.*

9.1.4.3 *Gridding.*

9.1.4.4 *Interfacing One Simulator with Another.*

9.2 ONE-DIMENSIONAL PROCESS SIMULATORS 653

9.2.1 SUPREM III (Stanford University Process Engineering Model III) 655

9.2.1.1 *The Basic Operation and Capabilities of SUPREM III.*

9.2.1.2 *Additional Comments on the Use of SUPREM III.*

9.2.2 SUPREM III Models: Ion Implantation 658

9.2.3 SUPREM III Models: Diffusion in Silicon and SiO₂, and Segregation Effects at the Si/SiO₂ Interface 663

9.2.3.1 *Diffusion Models Used in SUPREM III.*

9.2.3.2 *Modeling Low Impurity-Concentration (Intrinsic) Diffusion in Silicon.*

9.2.3.3 *Modeling High-Impurity Concentration (Extrinsic) Diffusion in Silicon.*

9.2.3.4 *Oxidation-Enhanced Diffusion Modeling in SUPREM III.*

9.2.3.5 *Dopant Segregation Effects at the Si-SiO₂ Interface and Diffusion in SiO₂.*

9.2.4 SUPREM III Models: Thermal Oxidation of Silicon in One-Dimension 669

9.2.4.1 *High Dopant-Concentration Cases.*

9.2.4.2 *Modeling Other Factors Which Impact the Oxide Growth Rate.*

9.2.4.3 *Accuracy of Modeling Oxide Growth with SUPREM III.*

9.2.5 SUPREM III Models: Epitaxial Growth 674

9.2.6 SUPREM III Models: Deposition, Oxidation, and Material Properties of Polysilicon Films 675

9.2.7 Creating a SUPREM III Input File 677

9.2.8 PREDICT 679

9.3 INTRODUCTION TO 2-DIMENSIONAL PROCESS SIMULATORS 680

9.3.1 Classes of 2-Dimensional Process Simulators 683

9.4 TWO-DIMENSIONAL DOPING-PROFILE AND OXIDATION PROCESS SIMULATORS 684

9.4.1 SUPRA (Stanford University Process Analysis Program) 684

9.4.1.1 *SUPRA Ion Implantation Models.*

9.4.1.2 *SUPRA Diffusion Models.*

9.4.1.3 *SUPRA Oxidation Models.*

9.4.1.4 *SUPRA Epitaxial Model.*

9.4.1.5 *SUPRA Input File.*

9.4.2 SUPREM IV 687

9.4.2.1	<i>SUPREM IV Models of Diffusion.</i>	
9.4.2.2	<i>SUPREM IV Models of Oxidation.</i>	
9.4.2.3	<i>SUPREM IV Models of Ion Implantation, Epitaxy, Deposition, and Etching.</i>	
9.4.2.4	<i>SUPREM IV Input File Format.</i>	
9.4.2.5	<i>Comparison of SUPRA and SUPREM IV for 2-D Process Simulation.</i>	
9.4.3	Two-Dimensional Simulation of Thermal Oxidation	690
9.4.3.1	<i>Empirical Models of 2-D Thermal Oxidation.</i>	
9.4.3.2	<i>Physical-Based Models of 2-D Thermal Oxidation.</i>	
9.5	TWO-DIMENSIONAL TOPOGRAPHY SIMULATORS	696
9.6	SAMPLE (SIMULATION AND MODELING OF PROFILES IN LITHOGRAPHY AND ETCHING)	697
9.6.1	Simulating Optical Lithography Processes with SAMPLE	697
9.6.1.1	<i>Optical Imaging Subprogram.</i>	
9.6.1.2	<i>Resist Exposure Subprogram.</i>	
9.6.1.3	<i>Resist Development Subprogram.</i>	
9.6.2	Simulating Etching and Deposition with SAMPLE	706
9.6.3	Creating Input Files for SAMPLE	708
9.7	OTHER 2-D TOPOGRAPHY SIMULATORS	710
9.7.1	PROLITH	710
9.7.2	DEPICT	710
9.7.3	PROFILE	711
9.7.4	SIMBAD	713
9.7.5	SIMPL (Simulated Programs from the Layout)	714
9.7.6	SIMPL-DIX	716
9.7.7	Manufacturing-Based Process Simulators	718
9.8	DEVICE SIMULATORS	718
9.8.1	Simulation of MOS Device Characteristics under Subthreshold and Linear Operation (GEMINI)	719
9.8.2	Simulation of MOS Device Under All dc Operating Conditions (MINIMOS, CADDET, CANDE)	719
9.8.3	Bipolar Device Simulators (SEDAN, BIPOLE)	720
9.8.4	Combined MOS and Bipolar Device Simulators (PICSES, SIFCOD, PADRE, and FIELDAY)	721

9.9 CIRCUIT SIMULATORS AND ELECTRICAL PARAMETER EXTRACTORS	723
9.10 FUTURE CHALLENGES IN PROCESS SIMULATION	723
REFERENCES	724
APPENDIX A IC RESISTOR FABRICATION	731
APPENDIX B PROPERTIES OF SILICON AT 300 °K	737
APPENDIX C PHYSICAL CONSTANTS	738
INDEX	739

CHAPTER 1

PROCESS INTEGRATION

FOR VLSI and ULSI

Since the creation of the first integrated circuit in 1960, the density of devices that can be fabricated on semiconductor substrates has steadily increased. In the late 1970s the number of devices manufactured on a chip exceeded the generally accepted definition of *very large scale integration*, or *VLSI* (i.e., more than 100,000 devices per chip) (Fig. 1-1a). By 1990 this number had grown to more than 32 million devices per chip (16-Mbit DRAMs), and it is generally acknowledged that the era of *ultra-large-scale integration* (*ULSI*) has begun. The increasing device count has been accompanied by a shrinking minimum feature size (Fig. 1-1b), which as of 1990 had decreased to $\sim 0.5 \mu\text{m}$ in the most advanced commercially available chips.




Fig. 1-1 (a) Increase in the number of transistors per microprocessor chip versus year of introduction, for a variety of 8-bit and 16-bit microprocessors, and (b) The decrease in minimum device feature size versus time on integrated circuits.

2 SILICON PROCESSING FOR THE VLSI ERA – VOLUME II

Progress seems likely to continue at a rapid pace, with even further reductions in the unit cost per function and in the power-delay product of integrated circuits projected. Silicon processing has been the dominant technology of IC fabrication and is likely to retain this position for the foreseeable future. The entire adventure of silicon device manufacturing represents a remarkable application of scientific knowledge to the requirements of technology. Our books* are intended to serve as a comprehensive and cohesive report on the state of the art of this technology, as practiced at the time of publication.




Fig. 1-2 Steps required for the manufacture of very large scale integrated circuits (VLSI).

* SILICON PROCESSING FOR THE VLSI ERA - Volume 1: Process Technology; Volume 2 - Process Integration; and Volume 3 - Assembly, Packaging, and Manufacturing Technology (the latter is scheduled to be published *approximately* in 1992)

Figure 1-2 illustrates the sequence of tasks followed in the manufacture of an integrated circuit. These tasks can be grouped into three phases: *design*, *fabrication*, and *testing*. Our books are concerned primarily with the fabrication phase. We describe the IC manufacturing steps that occur from the point at which the circuit design has been completed and the necessary design information has been rendered into the form of a circuit layout. In this form, the layout information is ready to be used to generate a set of masks (or reticles) that will serve as the tools for specifying the circuit patterns on silicon wafers. For VLSI and ULSI circuits, the layout information is stored in a computer.

The details concerning the individual fabrication processes (e.g., those associated with creating patterns, introducing dopants, and depositing films on silicon substrates to form integrated circuits) are the subjects of Volume 1. In this second volume, we




Fig. 1-3 The fabrication process sequence of integrated circuits.

4 SILICON PROCESSING FOR THE VLSI ERA – VOLUME II




Fig. 1-4 (a) Example of the patterns transferred to a wafer during a seven-mask process sequence, and (b) Cross section of completed devices in a basic CMOS process.

undertake a discussion of the *sequences* of the steps performed to produce the device structures of the circuits. The text describes how the various individual processes are integrated together so that the end result is a completely realized integrated circuit.

One perspective of such a *process-integration* effort is illustrated in Fig. 1-4. It can be seen that a series of masking steps must be sequentially performed for the desired patterns to be created on the wafer surface. The other processing procedures performed between the masking steps serve to create the desired device structures. An example of the end result of a complete process sequence is shown in Fig. 1-4b as an IC cross-section.

This book is roughly divided into two parts. The first part deals with what we refer to as *subprocess integration* (Chapters 2, 3, and 4), while the second covers *complete process integration* (Chapters 5, 6, 7, and 8). Chapter 9 covers the subject of *process simulation*, an approach applicable to both the subprocess and complete process-integration development efforts.

The function of subprocess integration is to produce device structures that can be used in a variety of integrated-circuit technologies (i.e., isolation, contact, and interconnect structures). The purpose of the process-integration task is to design the process sequences used to manufacture complete IC technologies (i.e., NMOS, CMOS, bipolar, BICMOS, and IC memory devices).

5.5 SHORT-CHANNEL EFFECTS AND HOW THEY IMPACT MOS PROCESSING

The device characteristics of MOSFETs (such as threshold voltage, subthreshold currents, and I-V characteristics beyond threshold) are well predicted by Eqs. 5-1 through 5-10, if the channel lengths of the transistors are "long" (i.e., if they exceed $2\ \mu\text{m}$ in length). A guide to the design of such long-channel MOSFETs is given in reference 70.

For shorter channel devices, however, a series of effects arise that result in significant deviations from the values predicted by the long-channel models. Such *short-channel effects* become a dominant part of MOS device behavior when channel lengths decrease below $2\ \mu\text{m}$. The effects are briefly described here to provide readers with a basis for understanding the processing steps that have been developed to mitigate their adverse impact on device performance. So-called *hot-carrier effects* will be described separately in the following section, even though these have only been observed in short-channel devices. More details on short-channel effects in *p*-channel CMOS devices are also given in chapter 6. A guide to the design of submicron channel MOSFETs (those with channel lengths $\leq 1\ \mu\text{m}$), is presented in reference 62.

Short-channel effects can be divided into the following categories: (a) those that impact V_T ; (b) those that impact subthreshold currents; and (c) those that impact I-V behavior beyond threshold.

5.5.1 Effect of Gate Dimensions on Threshold Voltage

5.5.1.1 Short Channel Threshold Voltage Effect. V_T becomes less well predicted by Eq. 5-6 as the dimensions of the gate are reduced, and the error becomes significant when the dimensions are reduced to less than $2\ \mu\text{m}$. To get good agreement with measured data, a term $|\Delta V_T|$ must be subtracted from the V_T value obtained from Eq. 5-6. Thus, as the device length is reduced, the measured value of V_T of *n*-channel enhancement-mode devices becomes *less positive* than that given by Eq. 5-6, while for *n*-channel depletion-mode devices, V_T becomes *more negative*. For *p*-channel (enhancement-mode) devices, V_T becomes *less negative*.

The discrepancy arises because the equations for V_T given earlier in the chapter are based on one-dimensional theory.²⁰ It is assumed that the space charge *under* the gate is a function of only the vertical electric field, E_x (and is thereby influenced only by the charge *on the gate*). If the channel length is long, this is a reasonable assumption, as the influence of the drain and source junctions on the quantity of charge in the channel can be neglected. However, as the channel length approaches the dimensions of the widths of the depletion regions of the source and drain junctions, these depletion regions become a greater part of the *channel-depletion region* (Fig. 5-17a). Thus, some of the channel-depletion region charge is actually linked to the charge in the depletion region within the source and drain structures, rather than being linked to the gate charge. Hence, some of the channel region is partially depleted without any influence of the gate voltage. (In the extreme, if the two built-in depletion regions spanned the entire channel length when no voltage existed between source and drain, they could deplete all




Fig. 5-17 (a) Yau's model of charge sharing.⁷³ (b) Theoretical threshold voltage as a function of channel length for various substrate doping concentrations.⁷³ Reprinted with permission of Solid-State Electronics.

of the channel region at the Si-SiO₂ interface.) Since some of the channel is depleted without the need to apply a gate bias, *less gate charge is required to invert the channel in short-channel devices than in a long-channel device with comparable substrate doping.*

A relatively simple equation that predicts the threshold lowering (ΔV_T) in terms of the device parameters is

$$\Delta V_T = \frac{q N_A W_{\max} x_j \left(\sqrt{1 + \frac{2 W_{\max}}{x_j}} - 1 \right)}{C_{ox} L} \quad (5-16)$$

where $W_{\max}$ is the maximum depth of the depletion region in the channel, and x_j is the junction depth of the source drain regions.⁷⁴

This effect is important because in order to be able to establish slightly positive V_T values (e.g., $< +1$ V) in long-channel NMOS transistors with lightly doped channels, it is necessary to increase the doping concentration at the surface of the channel. Consequently, in order to allow short-channel enhancement-mode NMOS devices to be fabricated with the same V_T value, the substrate doping concentration must be further increased. Since the magnitude of this effect increases as the device length is reduced (as is predicted by Eq. 5-16 and illustrated in Fig. 5-17b), it will be necessary to

progressively increase the substrate doping concentrations as devices are made smaller, in order to maintain suitably positive values of V_T .

Application of a drain voltage causes the drain depletion region to extend into the channel region, where it acts as an additional substrate bias, and reduces V_T .²¹

5.5.1.2 Narrow Gate-Width Effect on Threshold Voltage. In contrast to the short-channel-length effect, devices with narrow channel-widths require that such a positive-value correction term be *added* to Eq. 5-6 to give good agreement with the calculated values.²² This effect is primarily due to the encroachment of the channel-stop dopants under the edges of the sides of the gate (see chap. 2). This has the effect of doping the channel at these edges more heavily than at the center (Fig. 5-18a). Thus, it requires more charge on the gate to invert the channel than if such encroachment did not occur, and this causes a shift in V_T from its predicted value (Fig. 5-18b).²³ On the other hand, if the voltage on the gate is held constant, the edges of the channel will have a higher V_T than the center of the channel. Because $(V_G - V_T)$ is smaller, narrow-channel devices will thus conduct less drain current. Several schemes are also described in chapter 2 for reducing the channel-stop encroachment and thus reducing the narrow-width effect.

Narrow-width effects are still observed even if there are no channel-stop implants. These arise because the relatively thinner depletion region under the field-oxide device distorts the depletion region under the gate oxide and prevents the formation of an




Fig. 5-18 (a) Schematic depiction of the narrow-channel effect. (b) Threshold voltage shift ΔV_T caused by the narrow-channel effect for a MOSFET with $N_A = 10^{15} \text{ cm}^{-3}$, and $t_{ox} = 50 \text{ nm}$.²²

inversion layer at the two edges. Although this leads to a slightly higher V_T , the effect is much less severe than that observed in devices with heavy channel-stop implants.

5.5.2 Short-Channel Effects on Subthreshold Currents (Punchthrough and Drain-Induced Barrier Lowering)

In section 5.2.3 we described the nature of subthreshold current flow (I_{Dst}) in MOSFETs, noting that a specific value of the *subthreshold-swing* parameter (S.S.) can be attributed to such "normal" I_{Dst} currents in long-channel devices. In short-channel MOSFETs, however, larger I_{Dst} values are observed at lower voltages than predicted by long-channel device models: one manifestation is an increase in the value of S.S. Note that even relatively small values of I_{Dst} can limit the transistor's ability to isolate nodes in a dynamic circuit or can allow excess current in static inverters. Hence, care must be taken to minimize I_{Dst} . Two of the primary causes of increased I_{Dst} are *punchthrough* and *drain-induced barrier lowering* (DIBL).

Punchthrough is normally observed when the gate voltage is well below V_T . It occurs as a result of the widening of the drain depletion region when the reverse-bias voltage on the drain is increased. The electric field of the drain may eventually penetrate into the source region and thereby reduce the potential energy barrier of the source-to-body junction (Fig. 5-19).²³ When this occurs, more majority carriers in the source region have enough energy to overcome the barrier, and an increased current then flows from source to body. Some of this current is collected by the drain, thereby increasing I_{Dst} . In general, punchthrough current begins to dominate I_{Dst} when the drain and




Fig. 5-19 Surface potential in the channel for devices with different channel lengths.²³ (© 1979 IEEE).




Fig. 5-20 (a) 2-D potential profile of an *n*-channel MOSFET with a drain bias of: 1) 3 V; 2) 7 V; 3) 9 V. Channel length = 1 μm . (b) Simulation of the potential profile of an *n*-channel MOSFET with a gate and drain bias of 0 and 9 V respectively. The surface DIBL and bulk punchthrough paths are indicated. From K. M. Cham, *et al.*, *Computer Aided Design and VLSI Device Development*. Copyright 1986 Kluwer Academic Publishers. Reprinted with permission.

source depletion regions meet, and it can be suppressed by keeping the total width of the two depletion regions smaller than the channel length.²⁴

Calculations of the potential in the bulk channel region in devices that use ion implantation to adjust V_T indicate that the barrier is lowest away from the Si-SiO₂ interface (usually at almost the same depth as the source/drain junction depths). That is, the V_T -adjust implant increases the doping concentration near the surface of the channel, causing the drain depletion region to be wider in the bulk than it is near the Si-SiO₂ interface. As a result, punchthrough current flows *below* the surface (Fig. 5-20). Consequently, the gate voltage has less control over the subthreshold current (i.e., even with sufficient gate voltage, to turn off the channel, I_{Dst} can still flow in such devices).

An enhancement-mode device which is not turned off when $V_G = 0$ loses its ability to function as a switch.

Similarly, the application of a drain voltage in short-channel devices can also cause drain-induced barrier lowering (DIBL). That is, the drain voltage can cause the *surface potential* to be lowered (Fig. 5-21).^{23, 71} As a result, the potential energy barrier at the *surface* will be lowered, and the subthreshold current in the channel region at the Si-SiO₂ interface can be increased (5-21b). This implies that I_{Dst} at the surface due to DIBL is expected to become larger as the gate voltage approaches V_T .

These two effects illustrate the complexity involved in modeling the overall subthreshold I-V behavior of short-channel MOSFETs. That is, both punchthrough current (in the bulk), as well as DIBL-induced current (at the surface), may simultaneously contribute to I_{Dst} .

To prevent punchthrough current in short-channel devices, the substrate doping can be increased to decrease the depletion-layer widths. These widths can be estimated using the formula for the width of a one-sided step junction:

$$W = \sqrt{\frac{2 K_s \epsilon_o (|V_A| + V_{bi})}{q N_B}} \quad (5-17)$$

where the built-in voltage, V_{bi} , given by

$$V_{bi} = 0.56 + (kT/q) \ln (N_B/n_i) \quad (5-18)$$

and where V_A is the total applied voltage and N_B is the doping concentration of the body. Figure 5-22 gives the depletion-layer width of *pn* junctions as a function of doping and applied voltage.

However, increasing the substrate doping also increases the source-to-body and drain-




Fig. 5-21 (a) DIBL versus drain bias for short-channel MOSFET. (b) Experimental low-current characteristics for a MOSFET with $L = 2.1 \mu\text{m}$, $V_{SB} = 0.81$ V. (⁸¹ © 1974 IEEE).




Fig. 5-22 Depletion-layer width of a one-sided step function as a function of doping and applied voltage calculated from Eqs. 5-17 and 5-18.

to-body junction capacitances, as well as the body factor. In addition, it reduces the breakdown voltages of the source/drain junctions. To avoid these drawbacks, an additional boron implant (whose peak concentration is located at a depth near the bottom of the source-drain regions) can be performed. This additional doping reduces the lateral widening of the drain-depletion region below the surface without increasing the doping under the junction regions. With such implants, the component of the punchthrough current can be suppressed to well below the normal I_{Dst} current of the device.

For example, in Fig. 5-23, a $1.2\text{-}\mu\text{m}$ device with a body doping of $1.9 \times 10^{15} \text{ cm}^{-3}$ without such a punchthrough-stopping implant shows a large value of I_{Dst} even when $V_G = 0 \text{ V}$ (curve A). This indicates that the device is already exhibiting punchthrough.²⁶ Implants of boron with a dose of $8 \times 10^{11} \text{ atoms/cm}^2$ and different energies are then performed in an attempt to reduce I_{Dst} to the values exhibited by a long-channel device (curve B). If the implant is too shallow, the extra implant has the effect of shifting the V_T of the device to well beyond the desired value. When the energy is increased so that the implant is sufficiently deep, the value of I_{Dst} drops to that exhibited by the long-channel device. At the same time, the surface concentration remains essentially unchanged, so that V_T is not appreciably shifted.

In another example, the S.S. of a device without a punchthrough-prevention implant is measured as its length is varied (Fig. 5-24a). At an L_{eff} of $\sim 0.85 \text{ }\mu\text{m}$ the S.S. starts to increase, indicating that punchthrough current begins to dominate I_{Dst} . By adding an implant step that places boron atoms in the dashed subsurface region shown in Fig. 5-24b, the punchthrough component of I_{Dst} is suppressed so that it is not observed until L_{eff} becomes nearly as small as $0.5 \text{ }\mu\text{m}$.




Fig. 5-23 Drain current versus gate voltage for n -channel devices with a substrate doping of 1.9×10^{15} atoms/cm³, source/drain junctions $0.47\text{-}\mu\text{m}$ deep, $575\text{ \AA}$ gate oxide, drain voltage of 5 V , and V_{BS} of 0 V . Devices A and B have no channel implant, and devices C and E have a boron channel implant of 8×10^{11} atoms/cm² at various energies.²⁶ (© 1978 IEEE).

5.5.3 Short-Channel Effects on I-V Characteristics

The I-V characteristics of short-channel devices are significantly altered in three ways. First, the combined effects of reduced gate length and gate width produce a change in V_T . Second, the channel length is modulated by the drain voltage when the device is in saturation (i.e., $V_{DS} > [V_G - V_T]$), causing an increase in device gain over that predicted in an ideal long-channel device (*channel-modulation effect*). Third, the mobility of the carriers in the channel is reduced by two effects, which also reduces I_D . (The two effects are the *mobility-degradation factor*, due to the gate field, and the *velocity-saturation factor*).

Figure 5-25 shows the I-V characteristics of an MOS device.²⁸ The curves in Fig. 5-25a are those of an ideal long-channel MOS device, while those in Fig. 5-25b show the effect of adding the channel modulation factor. Figure 5-25c shows the combined effect of adding the mobility degradation factor to those of Fig. 5-25b. The velocity saturation factor also has the effect of making the both I_D and g_m independent of channel length in silicon MOS transistors for $L_{eff} \leq 1.25\text{ }\mu\text{m}$. More details on these effects are provided in suitable device physics texts.^{1,3,28}

A general guide to the design of short-channel MOSFETs is given in references 62 and 69. In addition, a simple *engineering model* for short-channel devices has also been developed.⁶⁸ Its purpose is to provide a simple picture of the essential electrical behaviors of the short-channel MOSFETs from the perspective of a circuit designer. That is, this engineering model relates the terminal voltages to the drain current, much as Eqs. 5-8 and 5-10 yield the I-V characteristics for long-channel MOS devices. Consequently, device designers who need to relate device and process parameters to circuit parameters should also find this model useful.

5.5.4 Summary of Short-Channel Effects on the Fabrication of MOS ICs

In the first section of this chapter, we showed that the use of lightly doped substrates generally produced optimum device behavior in long-channel MOS transistors. In this




Fig. 5-24 (A) Subthreshold slope versus electrical channel length for NMOS devices ($V_{Tn} = 0.7$ V), having a common threshold adjustment implant and punchthrough implant doses of: (a) zero; (b) $2 \times 10^{11} \text{ cm}^{-2}$; and (c) $3 \times 10^{11} \text{ cm}^{-2}$.²⁷ Reprinted with permission of Semiconductor International. (B) NMOS cross-section with implant placed into punchthrough region.




Fig. 5-25 The I-V curves of an MOS device showing the effects of progressively increasing short-channel behavior. (a) Long-channel behavior. (b) With channel-length modulation. (c) Addition of velocity saturation.²⁸ (© 1986 IEEE).

section we noted that higher substrate doping is needed to overcome some of the detrimental impacts of short-channel effects. Thus, trade offs need to be made in selecting the proper substrate doping-concentration values to achieve optimum short-channel MOS device performance. Some of these trade offs are discussed by Kakumu,²⁹ who points out that a higher substrate doping concentration produces decreased ring-oscillator gate delay in submicron CMOS because of increased junction capacitances and decreased carrier mobility (due to increased impurity scattering).