



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NUMBER	FILING or 371(c) DATE	GRP ART UNIT	FIL FEE REC'D	ATTY. DOCKET NO	TOT CLAIMS	IND CLAIMS
12/047,824	03/13/2008	2812	1140	040897-0205 (INV-034-US)	44	4

CONFIRMATION NO. 3735

71921

Foley & Lardner LLP
150 East Gilman Street
Madison, WI 53701-1497

FILING RECEIPT



OC00000029142363

Date Mailed: 04/01/2008

Receipt is acknowledged of this non-provisional patent application. The application will be taken up for examination in due course. Applicant will be notified as to the results of the examination. Any correspondence concerning the application must include the following identification information: the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. **If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Filing Receipt Corrections. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections**

Applicant(s)

Dmitry Poplavskyy, San Jose, CA;
Maxim Kelman, Mountain View, CA;
Mason Terry, Redwood City, CA;

Power of Attorney: The patent practitioners associated with Customer Number 71921

Domestic Priority data as claimed by applicant

Foreign Applications

If Required, Foreign Filing License Granted: 03/27/2008

The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is **US 12/047,824**

Projected Publication Date: 09/17/2009

Non-Publication Request: No

Early Publication Request: No

**** SMALL ENTITY ****

Title

METHOD OF FORMING A PASSIVATED DENSIFIED NANOPARTICLE THIN FILM ON A SUBSTRATE

Preliminary Class

438

PROTECTING YOUR INVENTION OUTSIDE THE UNITED STATES

Since the rights granted by a U.S. patent extend only throughout the territory of the United States and have no effect in a foreign country, an inventor who wishes patent protection in another country must apply for a patent in a specific country or in regional patent offices. Applicants may wish to consider the filing of an international application under the Patent Cooperation Treaty (PCT). An international (PCT) application generally has the same effect as a regular national patent application in each PCT-member country. The PCT process **simplifies** the filing of patent applications on the same invention in member countries, but **does not result** in a grant of "an international patent" and does not eliminate the need of applicants to file additional documents and fees in countries where patent protection is desired.

Almost every country has its own patent law, and a person desiring a patent in a particular country must make an application for patent in that country in accordance with its particular laws. Since the laws of many countries differ in various respects from the patent law of the United States, applicants are advised to seek guidance from specific foreign countries to ensure that patent rights are not lost prematurely.

Applicants also are advised that in the case of inventions made in the United States, the Director of the USPTO must issue a license before applicants can apply for a patent in a foreign country. The filing of a U.S. patent application serves as a request for a foreign filing license. The application's filing receipt contains further information and guidance as to the status of applicant's license for foreign filing.

Applicants may wish to consult the USPTO booklet, "General Information Concerning Patents" (specifically, the section entitled "Treaties and Foreign Patents") for more information on timeframes and deadlines for filing foreign patent applications. The guide is available either by contacting the USPTO Contact Center at 800-786-9199, or it can be viewed on the USPTO website at <http://www.uspto.gov/web/offices/pac/doc/general/index.html>.

For information on preventing theft of your intellectual property (patents, trademarks and copyrights), you may wish to consult the U.S. Government website, <http://www.stopfakes.gov>. Part of a Department of Commerce initiative, this website includes self-help "toolkits" giving innovators guidance on how to protect intellectual property in specific countries such as China, Korea and Mexico. For questions regarding patent enforcement issues, applicants may call the U.S. Government hotline at 1-866-999-HALT (1-866-999-4158).

LICENSE FOR FOREIGN FILING UNDER

Title 35, United States Code, Section 184

Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where

page 2 of 3

the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Bureau of Industry and Security, Department of Commerce (15 CFR parts 730-774); the Office of Foreign Assets Control, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Poplavskyy, *et al.*
Title: METHOD OF FORMING A PASSIVATED DENSIFIED
NANOPARTICLE THIN FILM ON A SUBSTRATE
Appl. No.: Unknown
Filing Date: Herewith
Examiner: Unknown
Art Unit: Unknown

UTILITY PATENT APPLICATION
TRANSMITTAL

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Transmitted herewith for filing under 37 C.F.R. § 1.53(b) is the nonprovisional utility patent application of:

Dmitry Poplavskyy
1546 Maurice Lane, Apt. 41
San Jose, CA 95129

Maxim Kelman
165 Gladys Avenue
Mountain View, CA 94043

Mason Terry
1172 Fay Street
Redwood City, CA 94061

[X] Applicant claims small entity status under 37 CFR 1.27.

Enclosed are:

[X] Description, Claim(s), and Abstract (27 pages).

[X] Formal drawings (12 sheets, Figures 1A-B, 2, 3A-G, 4A-B, 5, 6A-C, 7A-C, 8).

- ☒ Declaration and Power of Attorney (4 pages).
- ☐ Assignment of the invention.
- ☐ Assignment Recordation Cover Sheet.
- ☐ Small Entity statement.
- ☐ Request for application not to be published with certification under 35 USC 122(b)(2)(B)(i).
- ☐ Information Disclosure Statement.
- ☐ Form PTO/SB/08 with copies of _____ listed reference(s).
- ☒ Application Data Sheet (37 CFR 1.76).
- ☐ Claim for Convention Priority.

The adjustment to the number of sheets for EFS-Web filing follows:

Number of Sheets		EFS-Web Adjustment		Number of Sheets for EFS-Web
39	x	75%	=	29

The filing fee is calculated below:

	Number Filed	Included in Basic Fee	Extra	Rate	Fee Totals
Basic Filing Fee				\$310.00	= \$310.00
Search Fee				\$510.00	= \$510.00
Examination Fee				\$210.00	= \$210.00
Size Fee	29	- 100	= 0 x	\$260.00	= \$0.00
Total Claims:	44	- 20	= 24 x	\$50.00	= \$1200.00
Independents:	4	- 3	= 1 x	\$210.00	= \$210.00
If any Multiple Dependent Claim(s) present:			+	\$370.00	= \$0.00
Surcharge under 37 CFR 1.16(f) for late filing of Executed Declaration or late payment of Basic Filing Fee/Search Fee/Examination Fee			+	\$130.00	= \$0.00
				SUBTOTAL:	= \$2440.00
☒ Small Entity Fees Apply (subtract ½ of above):					= \$1220.00
Basic Filing Fee Reduction for Filing via EFS-Web					= \$80.00
				TOTAL FILING FEE:	= \$1140.00
Assignment Recordation Fee:			+		= \$0.00
Processing Fee under 37 CFR 1.17(i) for Late Filing of English Translation of Application:			+	\$130.00	=
TOTAL FEE					= \$1140.00

The above-identified fees of \$1140.00 are being paid by credit card via EFS-Web.

The Commissioner is hereby authorized to charge any additional fees which may be required regarding this application under 37 C.F.R. §§ 1.16-1.17, or credit any overpayment, to Deposit Account No. 19-0741. Should no proper payment be enclosed herewith, as by the credit card payment instructions in EFS-Web being incorrect or absent, resulting in a rejected or incorrect credit card transaction, the Commissioner is authorized to charge the unpaid amount to Deposit Account No. 19-0741.


Please direct all correspondence to the undersigned attorney or agent at the address indicated below.

Respectfully submitted,

Date March 13, 2008

FOLEY & LARDNER LLP
Customer Number: 71921
Telephone: (608) 258-4305
Facsimile: (608) 258-4258

By


Michelle Manning
Attorney for Applicant
Registration No. 50,592

Electronic Patent Application Fee Transmittal				
Application Number:				
Filing Date:				
Title of Invention:		METHOD OF FORMING A PASSIVATED DENSIFIED NANOPARTICLE THIN FILM ON A SUBSTRATE		
First Named Inventor/Applicant Name:		Dmitry Poplavskyy		
Filer:		Michelle Manning/Alena Harrison		
Attorney Docket Number:		040897-0205		
Filed as Small Entity				
Utility Filing Fees				
Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:				
Utility filing Fee (Electronic filing)	4011	1	75	75
Utility Search Fee	2111	1	255	255
Utility Examination Fee	2311	1	105	105
Pages:				
Claims:				
Claims in excess of 20	2202	24	25	600
Independent claims in excess of 3	2201	1	105	105
Miscellaneous-Filing:				

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Petition:				
Patent-Appeals-and-Interference:				
Post-Allowance-and-Post-Issuance:				
Extension-of-Time:				
Miscellaneous:				
Total in USD (\$)				1140

Electronic Acknowledgement Receipt	
EFS ID:	2992977
Application Number:	12047824
International Application Number:	
Confirmation Number:	3735
Title of Invention:	METHOD OF FORMING A PASSIVATED DENSIFIED NANOPARTICLE THIN FILM ON A SUBSTRATE
First Named Inventor/Applicant Name:	Dmitry Poplavskyy
Customer Number:	71921
Filer:	Michelle Manning/Alena Harrison
Filer Authorized By:	Michelle Manning
Attorney Docket Number:	040897-0205
Receipt Date:	13-MAR-2008
Filing Date:	
Time Stamp:	16:27:14
Application Type:	Utility under 35 USC 111(a)

Payment information:

Submitted with Payment	yes
Payment Type	Credit Card
Payment was successfully received in RAM	\$1140
RAM confirmation Number	1704
Deposit Account	
Authorized User	

File Listing:

Document Number	Document Description	File Name	File Size(Bytes) /Message Digest	Multi Part /.zip	Pages (if appl.)
-----------------	----------------------	-----------	----------------------------------	------------------	------------------

1		Innovalight205NPAppI.pdf	9861628 eod46fa06cecd40f0add926fdb74e9ffa4d72405	yes	49
	Multipart Description/PDF files in .zip description				
	Document Description		Start	End	
	Transmittal of New Application		1	3	
	Specification		4	23	
	Claims		24	29	
	Abstract		30	30	
	Drawings-only black and white line drawings		31	42	
	Oath or Declaration filed		43	46	
	Application Data Sheet		47	49	
Warnings:					
Information:					
2	Fee Worksheet (PTO-06)	fee-info.pdf	8605 4f1712592e38e29bb3a7418313f8e2027cb42e53	no	2
Warnings:					
Information:					
Total Files Size (in bytes):			9870233		
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. <u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application. <u>National Stage of an International Application under 35 U.S.C. 371</u> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. <u>New International Application Filed with the USPTO as a Receiving Office</u> If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.					

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Poplavskyy, *et al.*
Title: METHOD OF FORMING A PASSIVATED DENSIFIED
NANOPARTICLE THIN FILM ON A SUBSTRATE
Appl. No.: Unknown
Filing Date: Herewith
Examiner: Unknown
Art Unit: Unknown

UTILITY PATENT APPLICATION
TRANSMITTAL

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Transmitted herewith for filing under 37 C.F.R. § 1.53(b) is the nonprovisional utility patent application of:

Dmitry Poplavskyy
1546 Maurice Lane, Apt. 41
San Jose, CA 95129

Maxim Kelman
165 Gladys Avenue
Mountain View, CA 94043

Mason Terry
1172 Fay Street
Redwood City, CA 94061

[X] Applicant claims small entity status under 37 CFR 1.27.

Enclosed are:

[X] Description, Claim(s), and Abstract (27 pages).

[X] Formal drawings (12 sheets, Figures 1A-B, 2, 3A-G, 4A-B, 5, 6A-C, 7A-C, 8).

- ☒ Declaration and Power of Attorney (4 pages).
- ☐ Assignment of the invention.
- ☐ Assignment Recordation Cover Sheet.
- ☐ Small Entity statement.
- ☐ Request for application not to be published with certification under 35 USC 122(b)(2)(B)(i).
- ☐ Information Disclosure Statement.
- ☐ Form PTO/SB/08 with copies of ____ listed reference(s).
- ☒ Application Data Sheet (37 CFR 1.76).
- ☐ Claim for Convention Priority.

The adjustment to the number of sheets for EFS-Web filing follows:

Number of Sheets	EFS-Web Adjustment	Number of Sheets for EFS-Web
39	x 75%	= 29

The filing fee is calculated below:

	Number Filed	Included in Basic Fee	Extra	Rate	Fee Totals
Basic Filing Fee				\$310.00	= \$310.00
Search Fee				\$510.00	= \$510.00
Examination Fee				\$210.00	= \$210.00
Size Fee	29	- 100	= 0 x	\$260.00	= \$0.00
Total Claims:	44	- 20	= 24 x	\$50.00	= \$1200.00
Independents:	4	- 3	= 1 x	\$210.00	= \$210.00
If any Multiple Dependent Claim(s) present:			+	\$370.00	= \$0.00
Surcharge under 37 CFR 1.16(f) for late filing of Executed Declaration or late payment of Basic Filing Fee/Search Fee/Examination Fee			+	\$130.00	= \$0.00
				SUBTOTAL:	= \$2440.00
☒ Small Entity Fees Apply (subtract ½ of above):					= \$1220.00
Basic Filing Fee Reduction for Filing via EFS-Web					= \$80.00
				TOTAL FILING FEE:	= \$1140.00
Assignment Recordation Fee:			+		= \$0.00
Processing Fee under 37 CFR 1.17(i) for Late Filing of English Translation of Application:			+	\$130.00	=
TOTAL FEE					= \$1140.00

The above-identified fees of \$1140.00 are being paid by credit card via EFS-Web.

The Commissioner is hereby authorized to charge any additional fees which may be required regarding this application under 37 C.F.R. §§ 1.16-1.17, or credit any overpayment, to Deposit Account No. 19-0741. Should no proper payment be enclosed herewith, as by the credit card payment instructions in EFS-Web being incorrect or absent, resulting in a rejected or incorrect credit card transaction, the Commissioner is authorized to charge the unpaid amount to Deposit Account No. 19-0741.


Please direct all correspondence to the undersigned attorney or agent at the address indicated below.

Respectfully submitted,

Date March 13, 2008

FOLEY & LARDNER LLP
Customer Number: 71921
Telephone: (608) 258-4305
Facsimile: (608) 258-4258

By


Michelle Manning
Attorney for Applicant
Registration No. 50,592

METHOD OF FORMING A PASSIVATED DENSIFIED NANOPARTICLE THIN FILM ON A SUBSTRATE

FIELD OF DISCLOSURE

[0001] This disclosure relates in general to semiconductor passivation, and in particular to methods of surface passivation using Group IV semiconductor nanoparticles.

BACKGROUND

[0002] Semiconductors form the basis of modern electronics. Possessing physical properties that can be selectively modified and controlled between conduction and insulation, semiconductors are essential in most modern electrical devices (*e.g.*, computers, cellular phones, photovoltaic cells, etc.). Group IV semiconductors generally refer to those elements in the fourth column of the periodic table (*e.g.*, carbon, silicon, germanium, etc.).

[0003] In general, a solid semiconductor tends to exist in three forms: crystalline, polycrystalline, and amorphous. In crystalline form, semiconductor atoms are positioned in a single unbroken crystal lattice with no grain boundaries. In polycrystalline form, the semiconductor atoms are positioned in many smaller and randomly oriented crystallites (smaller crystals). The crystallites are often referred to as grains. In amorphous form, the semiconductor atoms show no long-range positional order.

[0004] In general, conduction generally refers to the movement of electrically charged carriers, such as electrons or holes (*i.e.*, lack of electrons), through electromagnetic fields. Metals tend to have substantial amounts of electrically charged particles available, whereas insulators have very few.

[0005] In the absence of impurities (called dopants), a semiconductor tends to behave as insulator, inhibiting the flow of an electric current. However, after the addition of relatively small amounts of dopants, the electrical characteristics of a semiconductor can dramatically change to a conductor by increasing the amount of electrically charged carriers. For example, in a process called photoexcitation, absorbed light will generally create an electron-hole pair (photocarriers) that in turn tends to increase overall conductivity (photoconductivity).

[0006] Depending on the kind of impurity, a doped region of a semiconductor can have more electrons (n-type) or more holes (p-type). For example, in a common configuration, a p-type region is placed next to an n-type region in order to create a (p-n) junction with a “built-in” potential. That is, the energy difference between the two Fermi levels.

[0007] Under generally accepted principles of quantum mechanics, electrons of an atom can only reside in certain states, so that only particular energy levels are possible. However, the occupation of particular energy states cannot be determined with particularity. Consequently, for an ensemble of atoms (*e.g.*, solid) a probability distribution or density is commonly used, which for electrons is called the Fermi distribution. In general, the Fermi level describes the energy level at a given temperature in which $\frac{1}{2}$ of the energy states are filled. Energy states are unique and correspond to a quantum number.

[0008] Consequently, electrons on the p-type side of the junction within the electric field may then be attracted to the n-type region and repelled from the p-type region, whereas holes within the electric field on the n-type side of the junction may then be attracted to the p-type region and repelled from the n-type region. Generally, the n-type region and/or the p-type region can each respectively be comprised of varying levels of relative dopant concentration (often shown as n-, n+, n++, p-, p+, p++, etc.). The built-in potential and thus magnitude of electric field generally depend on the level of doping between two adjacent layers.

[0009] There are several methods that can be used to provide doped layers to form a p/n junction or a hi-lo (*e.g.*, p+/p or n+/n) junction. One set of such methods involves providing a high dopant concentration at the wafer surface, and a subsequent high temperature step (*e.g.*, between about 800°C and about 1000°C) to diffuse dopants from the surface into the wafer. For example, the process can be performed in a dopant-containing ambient, such as *e.g.* POCl₃. Alternatively a dopant containing glass can be deposited on the wafer surface and then heated to a high temperature for the dopant diffusion to occur. Another method, which tends to be more expensive, is to implant the dopants using a high energy dopant ion beam followed by a quick high temperature annealing step to activate the dopant atoms. However, although dopant dosage may be controlled with high precision, ion implantation tends to be relatively expensive due to the use of specialized semiconductor manufacturing equipment.

[0010] Another approach to providing doped layers on silicon wafers is to deposit a doped silicon layer, typically using chemical-vapor-deposition (CVD) techniques, such as, *e.g.*, conventional CVD, plasma-enhanced CVD (PECVD), or hot-wire CVD (HWCVD). Depending on the growth conditions, epitaxial, polycrystalline, or amorphous films can be grown. These approaches tend to be relatively expensive due to expensive vacuum equipment. Also, these methods tend to suffer from low deposition rates that are required to provide high quality films.

[0011] In addition, another problem associated with the listed approaches is the inability to easily pattern the deposited silicon film. The most straightforward way to provide patterns with the above approaches would be to use photolithography, which tends to be relatively expensive. Alternatively, screen printing of doped pastes can be used. However, in this process, the downward mechanical force of the printing squeegee also tends to subject the substrate to stress, and hence may detrimentally affect the electrical and physical characteristics of the substrate. For devices that require multiple deposition steps, such as a back contact solar cell, the stress is aggravated. In general, every additional screen printing step tends to reduce the process yield (and increase costs) due to damage or breakage. Additionally, alignment of the screen pattern may also present substantial challenges. For example, if pattern alignment is poor, the resulting solar cells may malfunction (*e.g.*, short) further reducing process yield.

[0012] In addition to providing doped silicon layers, these layers as well as the silicon substrate have to be properly passivated in order to reduce recombination losses in the solar cell. Unpassivated surfaces contain a large number of unsaturated bonds which create deep energy levels that assist recombination of minority carriers in the semiconductor.

[0013] One of the widely used approaches for passivation of wafer surfaces is to deposit a film of dielectric (*e.g.*, SiO₂, SiN_x, etc.), which may reduce the density of deep states at the interface and/or provide an electric field at that interface (see, *e.g.*, A. Aberle, *Prog. Photovolt: Res. Appl.* 8, p. 473 (2000)).

[0014] In some examples described in prior art, processes of oxidation and nitridation have been used to passivate internal surfaces of porous silicon layers, which were prepared by conventional electrochemical anodization on heavily diffused silicon wafers, see *e.g.*

L. Debarge *et al*, *Materials Science in Semiconductor Processing* 1, 281 (1998) and

L. Stalmans *et al*, *Solar Energy Materials & Solar Cells* 58, 237 (1999).

[0015] In other examples, an approach for fabricating a heterojunction (an interface between two layers of dissimilar semiconductors) at an interface with an emitter, back surface field (BSF), and/or a contact, in order to reduce recombination at that interface is provided. Typically, using heterojunction interfaces with an additional energy barrier due to band offset between interfacing materials can reduce recombination at that interface (*e.g.*, in a heterojunction with intrinsic thin-layer (HIT) cell). In certain embodiments, a nanoparticle material with silicon nanoparticles embedded into the matrix of an insulator (*e.g.*, SiO_x, SiO_xN_y, etc.) can be utilized. For example, by using Semi-Insulating Polysilicon (SIPOS) materials that have relatively high oxygen content, a band gap (*e.g.*, 1.5 eV) wider than that of crystalline silicon, 1.12 eV, can be provided.

[0016] SIPOS materials are generally prepared by a variety of chemical vapor deposition (CVD) methods, and can include silicon nanocrystals embedded within a matrix of SiO₂. Such a structure may be doped to have high conductivity (*e.g.*, 10³ S/cm), and with a larger band gap than silicon. For example, an open circuit voltage (V_{oc}) of about 720 mV can be achieved using SIPOS to form an emitter on a silicon wafer (see, *e.g.*, E. Yablonovitch, *et al*, *Applied Physics Letters* 47(11), p. 1211 (1985)).

[0017] In view of the foregoing, there is desired a method of providing doped silicon layers with the passivating properties to form junctions and devices therefrom.

SUMMARY

[0018] The invention relates, in one embodiment to a method for forming a passivated densified nanoparticle thin film on a substrate in a chamber. The method includes depositing a nanoparticle ink on a first region on the substrate, the nanoparticle ink including a set of Group IV semiconductor particles and a solvent. The method also includes heating the nanoparticle ink to a first temperature between about 30°C and about 400°C, and for a first time period between about 1 minute and about 60 minutes, wherein the solvent is substantially removed, and a porous compact is formed. The method further includes flowing an oxidizer gas into the chamber; and heating the porous compact to a second temperature

between about 600°C and about 1000°C, and for a second time period of between about 5 seconds and about 1 hour; wherein the passivated densified nanoparticle thin film is formed.

[0019] The invention relates, in another embodiment to a method for forming a passivated densified nanoparticle thin film on a substrate in a chamber. The method includes depositing a nanoparticle ink on a first region the substrate in an inert ambient, the nanoparticle ink including a set of Group IV semiconductor particles and a solvent. The method also includes heating the nanoparticle ink to a first temperature between about 30°C and about 400°C, and for a first time period between about 1 minute and about 60 minutes, wherein the solvent is substantially removed, and a porous compact is formed. The method further includes flowing an oxidizer gas into the chamber; and heating the porous compact to a third temperature between about 600°C and about 1000°C, and for a second time period of between about 5 seconds and about 1 hour; wherein the passivated densified nanoparticle thin film is formed.

[0020] The invention relates, in another embodiment to a method for forming a passivated densified nanoparticle thin film on a substrate in a chamber. The method includes depositing a nanoparticle ink on the substrate, the nanoparticle ink including a set of SiN_x particles and a solvent. The method also includes heating the nanoparticle ink to a first temperature between about 30°C and about 400°C, and for a first time period between about 1 minute and about 60 minutes, wherein the solvent is substantially removed, and a porous compact is formed. The method further includes heating the porous compact to a second temperature between about 600°C and about 1000°C, and for a second time period of between about 5 seconds and about 1 hour; wherein the passivated densified nanoparticle thin film is formed.

[0021] The invention relates, in another embodiment to a method for forming a passivated densified nanoparticle thin film on a substrate. The method includes depositing a nanoparticle ink on a first region on the substrate in an inert ambient, the nanoparticle ink including a set of Group IV semiconductor particles and a solvent. The method also includes heating the nanoparticle ink to a first temperature between about 30°C and about 400°C, and for a first time period between about 1 minute and about 60 minutes, wherein the solvent is

substantially removed, and a porous compact is formed. The method further includes heating the porous compact to a second temperature between about 600°C and about 1000°C, and for a second time period of between about 5 seconds and about 1 hour. The method also includes flowing a set of precursor gases into a chamber; and exposing the substrate to the set of precursor gases at a third temperature of between about 200°C and about 1000°C, and for a third time period of between about 1 second and about 1 hour; wherein the passivated densified nanoparticle thin film is formed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0022] The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

[0023] FIGS. 1A–B show cross-sections of exposed surfaces and oxidized passivation for a sintered porous nanoparticle film in accordance with embodiments of the present invention;

[0024] FIG. 2 shows a flow diagram of an example method of forming an emitter in accordance with embodiments of the present invention;

[0025] FIGS. 3A–D show characteristics of an example p+ emitter formed on an n-type wafer in accordance with embodiments of the present invention;

[0026] FIGS. 3E–G show characteristics of an example n+ emitter formed on a p-type wafer in accordance with embodiments of the present invention;

[0027] FIGS. 4A–B show cross-section diagrams of an example process flow for creating point contacts and a passivation layer in accordance with embodiments of the present invention;

[0028] FIG. 5 shows a flow diagram of an example method of making a point contact in accordance with embodiments of the present invention;

[0029] FIGS. 6A–C show cross-section diagrams of a first example point contact and passivation layer formation in accordance with embodiments of the present invention;

[0030] FIGS. 7A–C show cross-section diagrams of a second example point contact and passivation layer formation in accordance with embodiments of the present invention; and

[0031] FIG. 8 shows a flow diagram of an example method of forming point contacts and a SiN_x passivation in accordance with embodiments of the present invention;

DETAILED DESCRIPTION

[0032] The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not unnecessarily obscure the present invention.

[0033] In an advantageous manner, junctions may be formed by using doped silicon layers formed from silicon nanoparticle inks on silicon wafers. The advantages of using silicon nanoparticle inks include, among others, the potential for low temperature processing, non-contact ink deposition, and easiness of providing patterned structures.

[0034] For example, one method of forming such junctions, as well as other details related to nanoparticle inks, are disclosed in U.S. Patent Application No. 12/029,838 filed February 12, 2008, which is incorporated by reference. The process of producing nanoparticles, inks, film deposition and processing will be briefly described below.

[0035] In general, Group IV nanoparticles are produced during the plasma reaction, where decomposition of the Group IV precursor gas leads to formation of nanoparticles. Variations in the process conditions, such as process pressure, gas flows, plasma power, may be used to optimize nanoparticle properties, such as doping level, crystallinity and particle size.

[0036] Nanometer-size particles may be more readily suspended in a colloidal dispersion. The nanoparticles may be transferred into a colloidal solution in the desired ratio with respect to the solvent or solvent mixture. A number of subsequent processing steps, such as heating,

ultrasonic agitation, or stirring, may be further applied to improve the properties of the colloidal ink.

[0037] Once formulated, the colloidal dispersion may be applied to a substrate and subjected to a heat treatment in order to sinter the Group IV nanoparticles into a densified conductive film. Examples of application methods include, but are not limited to, roll coating, slot die coating, gravure printing, flexographic drum printing, and ink jet printing methods, etc.

[0038] Generally, a number of heating steps may be used to dry the deposited nanoparticles films and sinter the nanoparticles together to densify the film and improve its electrical properties. The drying step may be performed at temperatures below about 400°C, while the sintering process can involve temperatures above about 400°C. In general, various heat sources may be used to sinter the nanoparticles, such as conventional contact thermal sources (*e.g.*, resistive heaters, etc.), as well as radiative heat sources (*e.g.*, lamps, lasers, microwave processing equipment, plasmas, tungsten-halogen, continuous arc lamps, flash lamps, etc.). In the case of lasers, a wavelength range of between about 0.3 microns and about 10 microns is generally optimal.

[0039] Silicon nanoparticle films, unless formed epitaxially on the wafer, tend to have high density of defects near the wafer/film interface that results in an increased recombination current across the interface, thus limiting the solar cell efficiency. Thus, passivating such interfaces in order to reduce recombination losses is desirable in a solar cell application. Lower recombination losses generally lead to increased solar cell performance, and in particular higher resultant voltages and currents.

[0040] Referring now to FIG 1A (100A), a representative structure of the porous unpassivated nanocrystalline film is shown. A relatively strong interfacial recombination can occur at an interface between a wafer and a film, as well as inside the porous film, prepared from a deposited nanoparticle silicon ink. As shown in FIG. 1A (100A), some or all portions of the film (*e.g.*, including silicon nanoparticles 104) may be left unpassivated or exposed on a surface of wafer 102 due to the porous nature of the film, likely leading to strong recombination on all unpassivated surfaces. This strong surface recombination may be due to formation of deep levels due to dangling bonds, distorted bonds, etc., on the surface.

Accordingly, a passivation to protect the exposed surface in order to reduce recombination needs to be applied.

[0041] In an advantageous manner, an oxide shell may be formed on nanoparticle surfaces in a densified nanoparticle thin film, such that surfaces are substantially passivated and recombination losses are substantially reduced. Such structures can be used to form emitters, BSF layers, or contact layers in solar cells. In certain embodiments, a passivated film can be formed by: (i) printing or otherwise depositing silicon nanoparticle ink onto a wafer surface; (ii) sintering the ink to form a densified nanoparticle film; and (iii) controllably oxidizing the film (*e.g.*, by thermal oxidation). In this approach, the particles in the nanoparticle ink may be doped using gas phase dopants prior to ink preparation. In this approach, oxidation may be performed after the sintering, may be done during, or even instead of sintering.

[0042] Referring now to FIG. 1B (100B), shown is a cross-section of a passivated sintered densified nanoparticle film in accordance with the present invention. As shown, exposed surfaces can be passivated by oxidation 106 because the sintered nanoparticle film are substantially permeable by gas. Thus, a gas-derived species (*e.g.*, oxygen) can propagate down to the wafer surface to passivate any exposed areas of the surface by forming a dielectric (*e.g.*, SiO₂, SiN_x, etc.).

[0043] Densified nanoparticle films may be deposited in several ways. For example, a nanoparticle ink (including a set of Group IV semiconductor particles and a solvent) may be deposited on a substrate. The nanoparticle ink may then be heated in an inert ambient such as argon or nitrogen to temperature between about 30°C and about 400°C, and for a period between about 1 minute and about 60 minutes, in order to removed the remaining solvent and form a porous compact. The porous compact is then heated again to a temperature of between about 400° C and about 1000° C, and for between about 1 second and about 1 hour, in order to sinter the nanoparticles and form the densified nanoparticle film.

[0044] In accordance with particular configurations, a relatively high-oxygen content nanoparticle film can be formed by sintering in the presence of an oxidizing gas environment, such as dry oxygen gas, wet oxygen gas, or any other suitable ambient, that can lead to oxidation. For example, suitable oxidation techniques are disclosed in U.S. Patent Application No. 11/950,024, filed December 4, 2007, which is incorporated by reference.

[0045] Alternatively, chemical vapor deposition (CVD) may be used to grow a dielectric on the internal surfaces of the densified nanoparticle film. Typically, silicon oxide thin films can be grown using a silicon precursor such as silane, or tetraethoxy silane (TEOS) with an oxidizing agent such as oxygen, ozone, nitrous oxide, etc. Silicon nitride thin films can be grown using a silicon precursor and *e.g.* ammonia or nitrogen gas as a nitrogen precursor.

[0046] In yet another configuration, particle surface may be pre-oxidized either during the gas phase synthesis by introducing an oxidizing gas into the reaction chamber or during the ink formation/dispersion step. In general, oxidation of particles can be controlled by varying the molecular capping type and the density of molecular coverage of the nanoparticle surfaces suitable for appropriate ink dispersion. For example, having functionalization chemistry of the type Si-O-R, where the R-group portion may be removed by sintering the deposited ink to form a densified film, can leave behind an oxidized surface. The amount of oxygen left behind can be controlled by the degree of capping. A subsequent sintering step may also be utilized to densify the film and to activate the dopants.

[0047] In particular embodiments, a thin oxide layer may be provided on a wafer surface prior to silicon nanoparticle ink deposition, in order to reduce recombination of minority carriers at the wafer/film interface.

[0048] Referring now to FIG. 2, a flow diagram of an example method 200 of forming an emitter in accordance with embodiments of the present invention is shown. The flow begins 202, and doped nanoparticle ink can be applied to a wafer surface (206). Optionally, the wafer surface may be oxidized prior to the ink deposition using one of the approaches described above (204). The nanoparticle ink can be sintered to create a sintered densified nanoparticle film (208). The sintered film can then be oxidized using, *e.g.*, thermal oxidation, to a desired degree (210). Once the desired degree of oxidation is achieved, the flow completes 212.

[0049] In this fashion, printable and tunable-band gap emitters, suitable for solar cell applications, can be provided. By adjusting or tuning a nanocrystal or nanoparticle size, the band gap of nanoparticle material can be effectively changed. There are several ways of changing particle size. For example, particle size can be modified by changing the particle synthesis conditions, such as pressure, power, gas flows, etc., or even changing the reactor

geometry. Another approach involves changing particle size after synthesis by, *e.g.*, an etching technique. Further, charge confinement effects may start to be significant at a particle diameter of less than about 5-6 nm. Thus, by using silicon nanoparticles with variable particle sizes below about 6 nm, variable band gap materials can be created. These materials can be used as emitters and/or BSFs in solar cells when appropriately doped to increase conductivity and adjust the Fermi level.

EXAMPLE 1

[0050] In a first example, referring now to FIG. 3A-D, a set of simplified figures illustrate the effect of a surface passivation in a p-type nanoparticle thin film as a result of post-sinter oxidation, in accordance with the invention.

[0051] In this example, p-doped silicon nanoparticle ink was spin coated on either a quartz substrate or n-type 1-5 Ohm-cm silicon wafer substrate to form a 400nm thick film and subsequently the samples were annealed on a hot plate at about 100°C for about 30 minutes inside a nitrogen-filled glove box. Subsequently the samples were placed on a susceptor in a rapid thermal processing (RTP) tool.

[0052] FIG. 3A shows an example simplified process temperature profile 300A of a surface passivation process described below. In process flow 302, after an initial argon chamber purge for about 120 seconds at a gas flow of 5 slpm (standard liters per minute), argon gas flow was turned off and the nanoparticle film was sintered by rapidly increasing the temperature to about 1000°C, holding for about 20 seconds followed by a cool-down to about 500°C, in order to form a densified nanoparticle film. As the sintering part of the process may be performed in argon ambient, no significant oxidation generally occurs.

[0053] At this point, the sintering is mostly complete and the oxidation of the internal surfaces can take place. Here, the oxidation was accomplished by starting oxygen flow of 3 slpm into the chamber with the densified thin film being maintained at about 500°C. After an initial hold time of 60 seconds, the temperature of the sample was increased (in this case) to about 1000°C, and held for about 30 seconds, followed by a cool-down to room temperature. In general, other lower oxidation temperatures are possible as shown in subsequent figures.

[0054] During this second step of the process, the internal surfaces can be oxidized with the oxide thickness dependent on the time and temperature of the oxidation step. As the oxidation temperature increases, so does the thickness of the oxide layer and the passivation quality. Similarly, the thickness of the oxide layer may increase with the duration of the oxidation step. Typical silicon oxidation conditions span the temperatures of from about 600°C to about 1200°C, with duration varying from seconds to hours depending on the quality and thickness of the desired oxide layer. For example, an oxidation time at about 30 seconds, and at about 1000°C, can produce an oxide layer of approximately 4 nm thick on a planar surface.

[0055] Alternatively, the passivation (*e.g.*, oxidation) process can be performed substantially during the sintering process. In this case, a predetermined amount of oxygen can be introduced at any stage during the sintering process (*e.g.*, prior to about 200 seconds).

[0056] Referring to FIG. 3B, a Fourier Transform Infrared (FTIR) absorption spectrum 300B is shown for the densified thin film of FIG. 3A, prepared on a silicon wafer substrate. Here, spectrum (304) shows a clear silicon oxide peak centered between about 1000 cm^{-1} and about 1300 cm^{-1} . For the samples that only experienced the sintering step without the oxide growth, the measured spectrum shows no such peak (306). Further, performing hydrofluoric (HF) acid etching of the oxidized film can result in disappearance of the oxide peak in the FTIR absorption spectrum, thus confirming the formation of silicon oxide layer on exposed surfaces upon oxidation.

[0057] Referring now to FIG. 3C, a variation of the optical absorption coefficient of the nanoparticle film, measured at a wavelength of 500nm, is shown (300C) as a function of the oxidation time, which was varied from about 0 seconds to about 90 seconds. In accordance with FIG. 3A, the sintering and oxidation were both performed at about 1000°C. As shown in FIG. 3C, the absorption coefficient decreases with increasing oxidation duration, which is indicative of the oxidation happening inside the pores of the film whereby light-absorbing silicon is being transformed to the silicon oxide phase, and which is significantly more transparent at a light wavelength of about 500nm, as compared to the silicon phase. Significant changes of the absorption coefficient upon oxidation (*e.g.*, the absorption coefficient is reduced by about a factor of 2 after about 60 seconds of oxidation) is indicative of a significant portion of silicon being converted to silicon oxide.

[0058] To ensure high solar cell device performance, a printed layer is expected to provide an adequate level of surface passivation when incorporated on the wafer. The passivation quality of the junction is generally characterized by its recombination current density, J_0 . In general, better passivation quality translates to a lower value of J_0 , which in turn is expected to yield a higher open circuit voltage, V_{oc} , of a corresponding solar cell, thus meaning higher solar cell efficiency. The parameter J_0 is generally extracted from the effective lifetime measurements, performed as a function of the generated minority carrier density, see, e.g. A. Cuevas and D. MacDonald, *Measuring and interpreting the lifetime of silicon wafers*, 76 SOLAR ENERGY 255 (2004).

[0059] Referring now to FIG. 3D, a simplified diagram of the effect of oxidation of the sintered nanoparticles film on its recombination current density (J_0) is shown (300D). In accordance with this figure, recombination current density decreases with increasing degree of oxidation, that is the oxidation temperature in this example. This is an indication of improving passivation quality with increased oxidation. Here, a p+ emitter was formed on an n-type wafer in accordance with the process shown in FIG. 3A. FIG. 3D shows a beneficial effect of the film oxidation on the passivation properties of the printed nanoparticles film. In accordance with FIG. 3D, the recombination current density J_0 can be reduced by up to about 3 times when oxidizing the film at about 1000°C for about 30 seconds.

EXAMPLE 2

[0060] In a second example, referring now to FIGS. 3E-G, a set of simplified figures illustrate the effect of a surface passivation in an n-type nanoparticle thin film as a result of post-sinter oxidation, in accordance with the invention.

[0061] In this example, n-doped silicon nanoparticle ink was spin coated on either a quartz substrate or p-type 1-5 Ohm-cm silicon wafer substrate to form a 400 nm thick film, and subsequently the samples were annealed on a hot plate at about 100°C for about 30 minutes inside the nitrogen filled glove box. Subsequently the samples were placed on a susceptor in a rapid thermal processing (RTP) tool.

[0062] FIG. 3E shows a simplified process temperature profile 300E of a surface passivation process. In process flow 308, after an initial argon chamber purge for about

120 seconds with a gas flow of 5 slpm, argon gas flow was turned off and the nanoparticle film was sintered by increasing the temperature to about 1000°C, holding for about 30 seconds, followed by a cool-down to about 500°C, in order to form a densified nanoparticle film. Similar to the process discussed above, as the sintering part of the process may be performed in argon ambient, no significant oxidation generally occurs.

[0063] At this point, the sintering is mostly complete and the oxidation of the internal surfaces can take place. Here, the oxidation was accomplished by starting oxygen flow of 3 slpm into the chamber with the densified thin film being maintained at about 500°C. After an initial hold time of about 60 seconds, the temperature of the sample was increased (in this case) to about 1000°C, and held for about 30 seconds, followed by a cool-down to room temperature. In general, other lower oxidation temperatures are possible as shown in subsequent figures.

[0064] During this second step of the process, the internal surfaces can be oxidized with the oxide thickness dependent on the time and temperature of the oxidation step. As the oxidation temperature increases, so does the thickness of the oxide layer and the passivation quality. Similarly, the thickness of the oxide layer may increase with the duration of the oxidation step. Typical silicon oxidation conditions span the temperatures of from about 600°C to about 1200°C, with duration varying from seconds to hours depending on the quality and thickness of the desired oxide layer. For example, an oxidation time at about 30 seconds, and at about 1000°C, can produce an oxide layer of about 4 nm thick on a planar surface.

[0065] Alternatively, the passivation (*e.g.*, oxidation) process can be performed substantially during the sintering process. In this case, a predetermined amount of oxygen can be introduced during the sintering process (*e.g.*, prior to about 255 seconds).

[0066] Referring now to FIG. 3F, a variation of the optical absorption coefficient of the n-type nanoparticle film, measured at a wavelength of 500nm, is shown 300F as a function of the oxidation temperature, which was varied between about 800°C and about 1000°C. In accordance with FIG. 3E, the sintering and oxidation were each performed for a duration of about 30 seconds. As shown, the absorption coefficient decreases with increasing oxidation temperature, which is indicative of the oxidation happening inside the pores of the film whereby light-absorbing silicon is being transformed to the silicon oxide phase, and which is

significantly more transparent at a light wavelength of about 500 nm, as compared to the silicon phase. Significant changes of the absorption coefficient upon oxidation (*e.g.*, the absorption coefficient is reduced by about a factor of 1.5 after about a 30 second oxidation at about 1000°C) may thus be indicative of a significant portion of silicon being converted to silicon oxide.

[0067] In general, the oxidation process described above can have a significant impact on the resistivity and optical absorption of the sintered Si film, as shown in the resistivity diagram of FIG. 3G (300G). Here, the silicon film resistivity, as measured by the four-point-probe method, is shown as a function of the oxidation temperature. As the oxidation temperature increases to about 1000°C, the oxide thickness and surface passivation quality increases, reducing the film resistivity by approximately 1000X, when compared to the film that did not go through the oxidation process. Such a significant impact of the oxidation process on the resistivity of the film is indicative of the oxidation happening inside the film pores and across the whole film thickness, thus affecting the bulk property of the film.

[0068] The examples presented above illustrate how the properties of the printed nanoparticles films can be effectively modified by performing oxidation across the whole film thickness, owing to the porosity of the film. Such processing can result in reduced recombination, improved conducting properties, and reduced optical absorption of the film.

[0069] In addition to exposed areas being passivated with a thermal oxide, the band gap of the film material can also be increased. Further, the oxidation can be controlled in particular embodiments to maintain sufficient contact area between the wafer and the applied silicon layer in order to allow current flow, yet suppress recombination effects. Also, oxidized nanoparticle ink layers can be used in any number of solar cell configurations (*e.g.*, point junctions, all back contacts, etc.). See U.S. Patent Application No. 12/029,838 for more details on various solar cell structures involving nanoparticle inks.

[0070] In particular embodiments, an oxygen-rich layer of nanoparticle silicon that is doped to a high-level (p-type or n-type) can be used to passivate a wafer. Without passivation, substantial recombination, which may be proportional to an unpassivated area at a wafer surface interface, can occur. The layer can be coated as a nanoparticle ink by using ink-jet, spray-coating, draw-bar, or other methods applicable for ink deposition. For example, the

layer can be deposited with a relatively high oxygen level, or oxygen may be introduced during processing to create a material with a wider band gap than silicon. Optionally, a thin oxide layer may be prepared on a wafer surface prior to depositing the ink layer. Such an ink layer can be created at sufficiently low temperatures such that the dopants may not be fully activated and thus the film would have a very low conductivity. Then, “points” or portions of the film may be cured with a laser, where the targeted portions of the film under the laser (*e.g.*, including the dopant) can mix in the wafer and provide a point contact. Such a contact can be a junction, a BSF, an ohmic contact, etc., depending on the particular structure. In this fashion, the only patterning step may be the laser process, which can then be followed by an ink-jetting/screen-printing of a metallic portion, electrode plating, etc.

EXAMPLE 3

[0071] Referring now to FIGS. 4A-4B, shown are cross-section diagrams of an example process flow for creating point contacts and a passivation layer in accordance with embodiments of the present invention. In FIG. 4A (400A), a SiO_x layer 404 can be formed on wafer 402, where x is an integer greater than zero. For example, a nanoparticle ink that either contains oxygen prior to printing, or an ink that is deposited, sintered and then oxidized (*e.g.*, thermal oxidation), can be used in certain embodiments. Alternatively sintering and oxidation can be done simultaneously. Optionally, prior to the ink layer deposition, a thin oxide layer may be formed, *e.g.*, by thermal oxidation or CVD.

[0072] In the particular example of FIG. 4B (400B), a laser can be used to fire regions of SiO_x layer 404 to form point contacts 406-0 and 406-1. During this process, dopants contained in SiO_x layer 404 can penetrate into wafer 402 to form diffusion regions 408-0 and 408-1, and may also result in some melting of the SiO_x and Si material. Accordingly, point contact structures can be fabricated while employing SiO_x as a passivation layer. Further, subsequent process can include forming a metallization layer for other connections (*e.g.*, electrode, BSF, etc.) to the point contacts.

[0073] In this fashion, an improved interface and/or a higher band gap material, relative to other approaches, can be formed in certain embodiments. Point contacts, which can be used for localized emitter connections (*e.g.*, in solar cell applications) that include many relatively small connections, as opposed to one or two relatively large connections, can effectively

reduce an overall recombination density (J_0), thereby also increasing an open circuit voltage (Voc). For example, point contacts may have a J_0 of about 10^{-12} , while the passivation material (*e.g.*, SiO_x), which can cover a substantial surface area of the wafer, may have a J_0 of about 10^{-13} . As a result, an effective J_0 of about $10^{-13} J_0$ for a wafer with relatively good carrier lifetimes can be achieved.

[0074] Referring now to FIG. 5, shown is a flow diagram of an example method 500 of making a point contact in accordance with embodiments of the present invention. The flow begins 502, and a nanoparticle ink (*e.g.*, containing silicon nanoparticles) can be deposited (*e.g.*, printed) on a wafer surface (504). Optionally, a thin oxide layer can be formed on the wafer surface prior to the nanoparticle ink deposition, as discussed above. Heat may generally be applied to the printed nanoparticle ink in order to sinter the printed ink material, and to form a densified nanoparticle film (506). This densified film can also be made to contain oxygen as a result of thermal oxidation (508), or any other suitable oxidation method (*e.g.*, prior to ink deposition).

[0075] In order to create conductivity by activating dopants found in the densified film, a higher temperature step than that required for the sintering would need to be performed. For example, sintering may take place at temperatures in a range of from about 600°C to about 700°C, whereas dopant activation can occur at temperatures in a range of from about 800°C to about 1000°C. In particular embodiments, a laser, or other suitable localized heating apparatus, can then be used to locally activate dopants in the densified film in areas for point contacts (510). Metallization for electrode connections can then be added over the point contacts (512), completing the flow 514.

[0076] In this fashion, oxygenated silicon (SiO_x) can create good passivation with relatively low conductivity material. A laser can then be used in a heating step to activate dopants in regions targeted by the laser. If emitters (*e.g.*, in a solar cell application) are being formed, a dopant type may be different than that of wafer 402 (*e.g.*, an n-type dopant for a p-type wafer). However, for BSF formation (*e.g.*, in a solar cell application), a same type dopant as that of wafer 402 (*e.g.*, a p-type dopant for a p-type wafer) can be used.

EXAMPLE 4

[0077] In a fourth example, a passivated densified nanoparticle thin film is generated in a CVD chamber. In this example, a nanoparticle ink was deposited on a first region on the substrate in, the nanoparticle ink including a set of Group IV semiconductor particles and a solvent. The nanoparticle ink is then heated between about 30°C and about 400°C, and for between about 1 minute and about 60 minutes, in order to substantially remove the solvent and form a porous compact. The porous compact is then heated between about 600°C and about 1000°C, and for a between about 5 seconds and about 1 hour. A set of precursor gases are then flowed into the CVD chamber at between about 300°C and about 1000°C, and between about 1 second and about 1 hour, in order to form a passivated densified nanoparticle thin film. In general, the set of precursor gases may include silane and at least one of oxygen, nitrous oxide, nitrogen monoxide, and carbon dioxide, or alternatively tetraethoxysilane and at least one of oxygen and ozone.

[0078] In addition, a passivation layer, such as SiN_x , can be used to reduce recombination velocity at wafer surfaces, where x is an integer greater than zero. Surface recombination may lead to a reduction in extracted current in solar cell applications. Typically, a good surface passivating SiN_x may be deposited via a chemical vapor deposition (CVD) process. However, such CVD processes are relatively expensive in terms of capital costs and deposition time.

[0079] In particular configurations, SiN_x nanoparticles can be deposited by printing (*e.g.*, via ink-jetting) a SiN_x ink on a wafer surface. The SiN_x ink can be printed, and then sintered to form a SiN_x passivation layer on the wafer surface. Further, point contacts in particular embodiments can be formed by printing using a negative of the passivation layer pattern. Printing SiN_x ink can fill exposed wafer surfaces substantially to an edge of the point contacts. Then, sintering of the point contact and passivation inks can occur. Thus in certain embodiments, SiN_x nanoparticles can be sintered to form a passivation layer.

[0080] Due to the covalent bonding of Si and N in SiN_x bulk films, melting may not be seen at a single atmosphere of pressure. At about 1900°C, SiN_x can experience sublimation transforming into the gaseous phase, and bypassing the liquid phase. Applying high pressures to the bulk SiN_x film can allow the film to melt, thus allowing a liquid phase. In contrast, due to the discrete nature of SiN_x nanoparticles, lower temperature sintering may be observed.

For example, high density green SiN_x compacts have been shown to sinter to higher than about 90% density at about 1000°C for about 10 nm sized SiN_x nanoparticles.

[0081] Referring now to FIGS. 6A-6C, shown are cross-section diagrams of a first example point contact and passivation layer formation in accordance with embodiments of the present invention. In FIG. 6A (600A), n-type point contact 604-0 and p-type point contact 604-1 can be formed on wafer substrate 602. Alternatively, point contact 604-1 can be doped n-type. In FIG. 6B (600B), SiN_x nanoparticle ink 606 can be printed on substrate 602 in regions between point contacts 604-0 and 604-1. In FIG. 6C (600C), densified SiN_x nanoparticle film 608 can be formed from the printed SiN_x ink by “firing” or sintering the ink.

[0082] In this fashion, a reduced J_0 with increased current extraction and carrier lifetime in a solar cell application can be achieved by the passivation effects of SiN_x film 608. Further, the firing/sintering step (*e.g.*, at about 750°C to 850°C in a furnace for from about 1 second to about 60 seconds) can essentially force hydrogen (H) (*e.g.*, derived from a carrier gas for ammonia and silane, which are dissociated) into wafer substrate 602. For example, such diffused H can reduce defects by bonding with dangling bonds or crystallographic defects at interfaces between SiN_x and Si, passivate out oxygen thermal donors and other impurities, and increase carrier lifetimes. In particular embodiments, SiN_x film 608, as well as an anti-reflective coating thereon, has a thickness of about 70 nm, for an index of refraction in a range of from about 1.9 to about 2.2.

[0083] Referring now to FIGS. 7A-7C, shown are cross-section diagrams of a second example point contact and passivation layer formation in accordance with embodiments of the present invention. In FIG. 7A (700A), n-type doped silicon nanoparticle ink 704-0 and p-type silicon nanoparticle ink 704-1 can be printed in areas for point contacts on wafer substrate 602. Alternatively, point contact 704-1 can be doped n-type. In FIG. 7B (700B), SiN_x nanoparticle ink 606 can be printed in areas for passivation on substrate 602 (*e.g.*, surrounding point contacts 704-0 and 704-1). In FIG. 7C (700C), a heating step can take place for sintering inks 704-0, 704-1, and 606, to form corresponding densified films 712-0, 712-1, and 608. In this fashion, n-type point contact 712-0, p-type point contact 712-1, and passivation SiN_x film 608, can be formed on the surface of wafer substrate 602.

[0084] Alternatively, doped nanoparticle inks can be printed in areas for point contacts 712-0 and 712-1, and solvents in the inks can be baked out to form a partially densified, more defined structure. This approach allows for more definition at the Si-SiN_x interfaces, and substantial avoidance of mixed doped regions at interfaces between the point contacts (*e.g.*, 712-0, 712-1) and SiN_x passivation film 608. SiN_x nanoparticle ink (*e.g.*, 606) can then be printed on the wafer surface, followed by another baking step to remove solvents from the SiN_x nanoparticle ink. Then, the printed inks can be sintered to form associated densified films (*e.g.*, for passivation, point contacts, etc.). In this case, some dopants contained in the doped nanoparticle inks for point contacts can diffuse into the wafer below the point contacts, thus forming good ohmic contacts to substrate 602.

[0085] Referring now to FIG. 8, shown is a flow diagram of an example method 800 of forming point contacts and a SiN_x passivation in accordance with embodiments of the present invention. The flow begins 802, and sintered point contacts can be formed on a silicon wafer (804). SiN_x nanoparticle ink can be printed on regions between the point contacts on the wafer surface (806). The SiN_x nanoparticle ink can then be sintered to form a densified SiN_x nanoparticle film for passivation (808), thus completing the flow 810. Alternatively, SiN_x nanoparticles can be printed for the passivation areas prior to formation of the point contacts.

[0086] For the purposes of this disclosure and unless otherwise specified, “a” or “an” means “one or more.” All patents, applications, references and publications cited herein are incorporated by reference in their entirety to the same extent as if they were individually incorporated by reference. In addition, the word set refers to a collection of one or more items or objects. The substrate may include an oxide layer less than 2nm in thickness.

[0087] The invention has been described with reference to various specific and illustrative embodiments. However, it should be understood that many variations and modifications may be made while remaining within the spirit and scope of the invention. Advantages of the invention methods method of forming a passivated densified nanoparticle thin film on a substrate

[0088] Having disclosed exemplary embodiments and the best mode, modifications and variations may be made to the disclosed embodiments while remaining within the subject and spirit of the invention as defined by the following claims.

WHAT IS CLAIMED IS:

1. A method for forming a passivated densified nanoparticle thin film on a substrate in a chamber, comprising:
depositing a nanoparticle ink on a first region on the substrate, the nanoparticle ink including a set of Group IV semiconductor particles and a solvent;
heating the nanoparticle ink to a first temperature between about 30°C and about 400°C, and for a first time period between about 1 minute and about 60 minutes, wherein the solvent is substantially removed, and a porous compact is formed;
flowing an oxidizer gas into the chamber;
heating the porous compact to a second temperature between about 600°C and about 1000°C, and for a second time period of between about 5 seconds and about 1 hour;
wherein the passivated densified nanoparticle thin film is formed.
2. The method of claim 1, wherein the oxidizer gas is one of oxygen, ozone, and nitrous oxide.
3. The method of claim 1, wherein the nanoparticle ink and the substrate are both n-doped.
4. The method of claim 1, wherein the nanoparticle ink and the substrate are both p-doped.
5. The method of claim 1, wherein the nanoparticle ink is p-type doped and the substrate is n-doped.
6. The method of claim 1, wherein the nanoparticle ink is n-type doped and the substrate is p-doped.
7. The method of claim 1, wherein the step of heating the porous compact to a second temperature is performed with one of a laser, an RTP apparatus, a resistive heater, a batch furnace, and a belt furnace.
8. The method of claim 1, wherein the passivated densified nanoparticle thin film includes a set of passivated densified nanoparticle thin film surfaces, wherein a substantial

portion of the passivated densified nanoparticle thin film surfaces are covered with a SiO_x layer.

9. The method of claim 1, wherein the step of flowing an oxidizer gas into the chamber includes flowing the oxidizer gas at about 3 slpm.

10. The method of claim 1, wherein SiN_x is deposited on a second region on the substrate, the second region not including the first region.

11. The method of claim 1, wherein the substrate is one of silicon and quartz.

12. The method of claim 1, wherein the substrate includes an oxide layer, the oxide layer being less than about 2 nm in thickness.

13. A method for forming a passivated densified nanoparticle thin film on a substrate in a chamber, comprising:
depositing a nanoparticle ink on a first region the substrate in an inert ambient, the nanoparticle ink including a set of Group IV semiconductor particles and a solvent;
heating the nanoparticle ink to a first temperature between about 30°C and about 400°C , and for a first time period between about 1 minute and about 60 minutes, wherein the solvent is substantially removed, and a porous compact is formed;
flowing an oxidizer gas into the chamber;
heating the porous compact to a third temperature between about 600°C and about 1000°C , and for a second time period of between about 5 seconds and about 1 hour;
wherein the passivated densified nanoparticle thin film is formed.

14. The method of claim 13, wherein the oxidizer gas is one of oxygen, ozone, and nitrous oxide.

15. The method of claim 13, wherein the nanoparticle ink and the substrate are both n-doped.

16. The method of claim 13, wherein the nanoparticle ink and the substrate are both p-doped.

17. The method of claim 13, wherein the nanoparticle ink is p-type doped and the substrate is n-doped.

18. The method of claim 13, wherein the nanoparticle ink is n-type doped and the substrate is p-doped.

19. The method of claim 13, wherein the step of heating the porous compact to a second temperature is performed with one of a laser, a RTP apparatus, a resistive heater, a batch furnace, and a belt furnace.

20. The method of claim 13, wherein the passivated densified nanoparticle thin film includes a set of passivated densified nanoparticle thin film surfaces, wherein a substantial portion of the passivated densified nanoparticle thin film surfaces are covered with a SiO_x layer.

21. The method of claim 13, wherein the step of flowing an oxidizer gas into the chamber includes flowing the oxidizer gas at about 3 slpm.

22. The method of claim 13, wherein SiN_x is deposited on a second region on the substrate, the second region not including the first region.

23. The method of claim 13, wherein the substrate is one of silicon and quartz.

24. The method of claim 13, wherein the substrate includes an oxide layer, the oxide layer being less than about 2 nm in thickness.

25. A method for forming a passivated densified nanoparticle thin film on a substrate in a chamber, comprising:

depositing a nanoparticle ink on the substrate, the nanoparticle ink including a set of SiN_x particles and a solvent;

heating the nanoparticle ink to a first temperature between about 30°C and about 400°C, and for a first time period between about 1 minute and about 60 minutes, wherein the solvent is substantially removed, and a porous compact is formed;

heating the porous compact to a second temperature between about 600°C and about 1000°C, and for a second time period of between about 5 seconds and about 1 hours;

wherein the passivated densified nanoparticle thin film is formed.

26. The method of claim 25, wherein the nanoparticle ink and the substrate are both n-doped.

27. The method of claim 25, wherein the nanoparticle ink and the substrate are both p-doped.

28. The method of claim 25, wherein the nanoparticle ink is p-type doped and the substrate is n-doped.

29. The method of claim 25, wherein the nanoparticle ink is n-type doped and the substrate is p-doped.

30. The method of claim 25, wherein the step of heating the porous compact to a second temperature is performed with one of a laser, a RTP apparatus, a resistive heater, a batch furnace, and a belt furnace.

31. The method of claim 25, wherein the passivated densified nanoparticle thin film includes a set of passivated densified nanoparticle thin film surfaces, wherein a substantial portion of the passivated densified nanoparticle thin film surfaces are covered with a SiO_x layer.

32. A method for forming a passivated densified nanoparticle thin film on a substrate, comprising:

depositing a nanoparticle ink on a first region on the substrate in an inert ambient, the nanoparticle ink including a set of Group IV semiconductor particles and a solvent;

heating the nanoparticle ink to a first temperature between about 30°C and about 400°C, and for a first time period between about 1 minute and about 60 minutes, wherein the solvent is substantially removed, and a porous compact is formed;

heating the porous compact to a second temperature between about 600°C and about 1000°C, and for a second time period of between about 5 seconds and about 1 hour;

flowing a set of precursor gases into a chamber;

exposing the substrate to the set of precursor gases at a third temperature of between about 200°C and about 1000°C, and for a third time period of between about 1 second and about 1 hour;

wherein the passivated densified nanoparticle thin film is formed.

33. The method of claim 32, wherein the set of precursor gases includes silane and one of oxygen, nitrous oxide, nitrogen monoxide, carbon dioxide.

34. The method of claim 32, wherein the set of precursor gases includes tetraethoxysilane and one of oxygen and ozone.

35. The method of claim 33, further including the step of striking a plasma, after the step of flowing a set of precursor gases into a chamber.

36. The method of claim 36, wherein the set of precursor gases includes silane, and at least one of nitrogen and ammonia, the third temperature is between about 200°C and about 400°C.

37. The method of claim 33, wherein the nanoparticle ink and the substrate are both n-doped.

38. The method of claim 33, wherein the nanoparticle ink and the substrate are both p-doped.

39. The method of claim 33, wherein the nanoparticle ink is p-type doped and the substrate is n-doped.

40. The method of claim 33, wherein the nanoparticle ink is n-type doped and the substrate is p-doped.

41. The method of claim 33, wherein the step of heating the porous compact to a second temperature is performed with one of a laser, an RTP apparatus, a resistive heater, a batch furnace, and a belt furnace.

42. The method of claim 33, wherein the passivated densified nanoparticle thin film includes a set of passivated densified nanoparticle thin film surfaces, wherein a substantial portion of the passivated densified nanoparticle thin film surfaces are covered with a SiN_x layer.

43. The method of claim 33, wherein the substrate is one of silicon and quartz.

44. The method of claim 33, wherein the substrate includes an oxide layer, the oxide layer does not exceed about 2 nm in thickness.

ABSTRACT

A method for forming a passivated densified nanoparticle thin film on a substrate in a chamber is disclosed. The method includes depositing a nanoparticle ink on a first region on the substrate, the nanoparticle ink including a set of Group IV semiconductor particles and a solvent. The method also includes heating the nanoparticle ink to a first temperature between about 30°C and about 400°C, and for a first time period between about 1 minute and about 60 minutes, wherein the solvent is substantially removed, and a porous compact is formed. The method further includes flowing an oxidizer gas into the chamber; and heating the porous compact to a second temperature between about 600°C and about 1000°C, and for a second time period of between about 5 seconds and about 1 hour; wherein the passivated densified nanoparticle thin film is formed.




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3A




FIG. 3B

300C




FIG. 3C




FIG. 3D




FIG. 3E

300F




FIG. 3F

300G




FIG. 3G




FIG. 4A




FIG. 4B




FIG. 5




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 8

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I HEREBY DECLARE:

THAT my residence, post office address, and citizenship are as stated below next to my name;

THAT I believe I am the original, first, and sole inventor (if only one inventor is named below) or an original, first, and joint inventor (if plural inventors are named below or in an attached Declaration) of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD OF FORMING A PASSIVATED DENSIFIED NANOPARTICLE THIN FILM
ON A SUBSTRATE

(Attorney Docket No. 040897-0205)

the specification of which (check one)

 X is attached hereto.

 was filed on as United States Application Number or PCT
International Application Number and was amended
on (if applicable).

THAT I do not know and do not believe that the same invention was ever known or used by others in the United States of America, or was patented or described in any printed publication in any country, before I (we) invented it;

THAT I do not know and do not believe that the same invention was patented or described in any printed publication in any country, or in public use or on sale in the United States of America, for more than one year prior to the filing date of this United States application;

THAT I do not know and do not believe that the same invention was first patented or made the subject of an inventor's certificate that issued in any country foreign to the United States of America before the filing date of this United States application if the foreign application was filed by me (us), or by my (our) legal representatives or assigns, more than twelve months (six months for design patents) prior to the filing date of this United States application;

THAT I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment specifically referred to above;

THAT I believe that the above-identified specification contains a written description of the invention, and of the manner and process of making and using it, in such full, clear,

concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the invention, and sets forth the best mode contemplated by me of carrying out the invention; and

THAT I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I HEREBY CLAIM foreign priority benefits under Title 35, United States Code §119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number	Country	Foreign Filing Date	Priority Claimed?	Certified Copy Attached?

I HEREBY CLAIM the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below.

U.S. Provisional Application Number	Filing Date

I HEREBY CLAIM the benefit under Title 35, United States Code, §120 of any United States application(s), or § 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application Number	PCT Parent Application Number	Parent Filing Date	Parent Patent Number

I HEREBY APPOINT the registered attorneys and agents at Customer Number

71921

to have full power to prosecute this application and any continuations, divisions, reissues, and reexaminations thereof, to receive the patent, and to transact all business in the United States Patent and Trademark Office connected therewith.


I request that all correspondence be directed to:


Michelle Manning
FOLLEY & LARDNER LLP
Customer Number: 23524

Telephone: (608) 258-4305
Facsimile: (608) 258-4258

I UNDERSTAND AND AGREE THAT the foregoing attorneys and agents appointed by me to prosecute this application do not personally represent me or my legal interests, but instead represent the interests of the legal owner(s) of the invention described in this application.

I FURTHER DECLARE THAT all statements made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Name of first inventor	Dmitry Poplavskyy
Residence	San Jose, California
Citizenship Country	Ukraine
Post Office Address	1546 Maurice Lane, Apt. 41 San Jose, CA 95129
Inventor's signature	
Date	March 11, 2008

Name of second inventor	Maxim Kelman
Residence	Mountain View, California
Citizenship Country	US
Post Office Address	165 Gladys Avenue Mountain View, CA 94043
Inventor's signature	
Date	March 11, 2008
Name of third inventor	Mason Terry
Residence	Redwood City, California
Citizenship Country	US
Post Office Address	1172 Fay Street Redwood City, CA 94061
Inventor's signature	
Date	March 11, 2008

Application Data Sheet

Application Information

Application Type::	Regular
Subject Matter::	Utility
Suggested classification::	
Suggested Group Art Unit::	
CD-ROM or CD-R?::	None
Computer Readable Form (CRF)?::	No
Title::	METHOD OF FORMING A PASSIVATED DENSIFIED NANOPARTICLE THIN FILM ON A SUBSTRATE
Attorney Docket Number::	040897-0205 (INV-034-US)
Request for Early Publication?::	No
Request for Non-Publication?::	No
Suggested Drawing Figure::	
Total Drawing Sheets::	12
Small Entity?::	Yes
Petition included?::	No
Secrecy Order in Parent Appl.?::	No

Applicant Information

Applicant Authority Type::	Inventor
Primary Citizenship Country::	Ukraine
Status::	Full Capacity
Given Name::	Dmitry
Family Name::	Poplavskyy
City of Residence::	San Jose
State or Province of	CA
Residence::	
Country of Residence::	US
Street of mailing address::	1546 Maurice Lane, Apt. 41

City of mailing address:: San Jose
State or Province of mailing address:: CA
Postal or Zip Code of mailing address:: 95129

Applicant Authority Type:: Inventor
Primary Citizenship Country:: US
Status:: Full Capacity
Given Name:: Maxim
Family Name:: Kelman
City of Residence:: Mountain View
State or Province of Residence:: CA
Country of Residence:: US
Street of mailing address:: 165 Gladys Avenue
City of mailing address:: Mountain View
State or Province of mailing address:: CA
Postal or Zip Code of mailing address:: 94043

Applicant Authority Type:: Inventor
Primary Citizenship Country:: US
Status:: Full Capacity
Given Name:: Mason
Family Name:: Terry
City of Residence:: Redwood City
State or Province of Residence:: CA
Country of Residence:: US
Street of mailing address:: 1172 Fay Street
City of mailing address:: Redwood City

State or Province of mailing CA

address::

Postal or Zip Code of mailing 94061

address::

Correspondence Information

Correspondence Customer Number:: 71921

E-Mail address:: PTOMailMadison@foley.com

Representative Information

Representative Customer Number::	71921	
-------------------------------------	-------	--

Domestic Priority Information

Application::	Continuity Type::	Parent Application::	Parent Filing Date::

Foreign Priority Information

Country::	Application number::	Filing Date::	Priority Claimed::

Assignee Information

Filing Date: 03/13/08

Approved for use through 7/31/2006. OMB 0651-0032

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875						12/047,824	
APPLICATION AS FILED – PART I							
(Column 1)		(Column 2)		SMALL ENTITY		OR OTHER THAN	
FOR	NUMBER FILED	NUMBER EXTRA	RATE (\$)	FEE (\$)	RATE (\$)	FEE (\$)	
BASIC FEE (37 CFR 1.16(a), (b), or (c))	N/A	N/A	N/A	75	N/A		
SEARCH FEE (37 CFR 1.16(k), (l), or (m))	N/A	N/A	N/A	255	N/A		
EXAMINATION FEE (37 CFR 1.16(o), (p), or (q))	N/A	N/A	N/A	105	N/A		
TOTAL CLAIMS (37 CFR 1.16(i))	44	25	X\$ 25	600	X\$50		
INDEPENDENT CLAIMS (37 CFR 1.16(h))	4	1	X\$105	105	X\$210		
APPLICATION SIZE FEE (37 CFR 1.16(s))			If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).				
MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))							
* If the difference in column 1 is less than zero, enter "0" in column 2.			TOTAL		1140		0
APPLICATION AS AMENDED – PART II							
(Column 1)		(Column 2)		(Column 3)		SMALL ENTITY	
AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	OR	OTHER THAN SMALL ENTITY
Total (37 CFR 1.16(i))	*	Minus	**	X	=	OR	X
Independent (37 CFR 1.16(h))	*	Minus	***	X	=	OR	X
Application Size Fee (37 CFR 1.16(s))						OR	
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))						OR	
				TOTAL ADD'T FEE		OR	TOTAL ADD'T FEE
(Column 1)		(Column 2)		(Column 3)		SMALL ENTITY	
AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	OR	OTHER THAN SMALL ENTITY
Total (37 CFR 1.16(i))	*	Minus	**	X	=	OR	X
Independent (37 CFR 1.16(h))	*	Minus	***	X	=	OR	X
Application Size Fee (37 CFR 1.16(s))						OR	
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))						OR	
				TOTAL ADD'T FEE		OR	TOTAL ADD'T FEE

* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.
 ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".
 *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".
 The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Filing Date: 02/22/08

Approved for use through 7/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875					Application or Docket Number 12/047,824	
APPLICATION AS FILED – PART I						
(Column 1)		(Column 2)		SMALL ENTITY		OR
FOR	NUMBER FILED	NUMBER EXTRA	RATE (\$)	FEE (\$)	RATE (\$)	FEE (\$)
BASIC FEE (37 CFR 1.16(a), (b), or (c))	N/A	N/A	N/A		N/A	310
SEARCH FEE (37 CFR 1.16(k), (l), or (m))	N/A	N/A	N/A		N/A	510
EXAMINATION FEE (37 CFR 1.16(o), (p), or (q))	N/A	N/A	N/A		N/A	210
TOTAL CLAIMS (37 CFR 1.16(j))	7	minus 20 = 0	X\$ 25		X\$50	0
INDEPENDENT CLAIMS (37 CFR 1.16(h))	1	minus 3 = 0	X\$105		X\$210	0
APPLICATION SIZE FEE (37 CFR 1.16(s))			If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$260 (\$130 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR			
MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))			185		370	
			TOTAL	0	TOTAL	1030
* If the difference in column 1 is less than zero, enter "0" in column 2.						
APPLICATION AS AMENDED – PART II						
(Column 1)		(Column 2)		(Column 3)		SMALL ENTITY
AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	RATE (\$)
	Total (37 CFR 1.16(i))	Minus **	=	X =		X =
	Independent (37 CFR 1.16(h))	Minus ***	=	X =		X =
	Application Size Fee (37 CFR 1.16(s))			N/A		N/A
	FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))			TOTAL ADD'T FEE		TOTAL ADD'T FEE
(Column 1)		(Column 2)		(Column 3)		SMALL ENTITY
AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	RATE (\$)
	Total (37 CFR 1.16(i))	Minus **	=	X =		X =
	Independent (37 CFR 1.16(h))	Minus ***	=	X =		X =
	Application Size Fee (37 CFR 1.16(s))			N/A		N/A
	FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))			TOTAL ADD'T FEE		TOTAL ADD'T FEE
* If the entry in column 1 is less than the entry in column 2, write "0" in column 3. ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20". *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3". The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.						

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.