


Fin-shaped structure and manufacturing method thereof

Abstract

A fin-shaped structure includes a substrate having a first fin-shaped structure located in a first area and a second fin-shaped structure located in a second area, wherein the second fin-shaped structure includes a ladder-shaped cross-sectional profile part. The present invention also provides two methods of forming this fin-shaped structure. In one case, a substrate having a first fin-shaped structure and a second fin-shaped structure is provided. A treatment process is performed to modify an external surface of the top of the second fin-shaped structure, thereby forming a modified part. A removing process is performed to remove the modified part through a high removing selectivity to the first fin-shaped structure and the second fin-shaped structure, and the modified part, thereby the second fin-shaped structure having a ladder-shaped cross-sectional profile part is formed.

Images (6)



Classifications

■ [H01L21/308](#) Chemical or electrical treatment, e.g. electrolytic etching using masks

[View 8 more classifications](#)

Landscapes

Engineering & Computer Science



Microelectronics & Electronic Packaging



[Show more](#) ▼

Claims (6)

[Hide Dependent](#) ^

What is claimed is:

1. A fin-shaped structure, comprising: a substrate having a plurality of first fin-shaped structures and a plurality second fin-shaped structures, and the first fin-shaped structures comprising a first fin and a second fin, the second fin-shaped structures comprising a third fin and a fourth fin, wherein a first distance between adjacent top corners of the first fin and the second fin of the first fin-shaped structures is less than a second distance between adjacent top corners of the third fin and the fourth fin of the second fin-shaped structures while a third distance between adjacent lower parts of the first fin and the second fin is the same as a fourth distance between adjacent lower parts of the third fin and the fourth fin; and wherein the adjacent top corners are directly opposite each other.
2. The fin-shaped structure according to claim 1, wherein the width of each top part of the first fin-shaped structures is larger than the width of each top part of the second fin-shaped structures.
3. The fin-shaped structure according to claim 1, further comprising:
an isolation structure disposed beside the first fin-shaped structures and beside the second fin-shaped structures respectively, and ladder-shaped cross-sectional profile parts of the second fin-shaped structures are higher than a top surface of the isolation structure.
4. The fin-shaped structure according to claim 3, wherein a top surface of the isolation structure of a first area is higher a top surface of the isolation structure of a second area.
5. The fin-shaped structure according to claim 1, wherein a height of the first fin-shaped structures protruding from the isolation structure is lower than a height of the second fin-shaped structures protruding from the isolation structure.
6. The fin-shaped structure according to claim 1, wherein a height of the first fin-shaped structures protruding from the substrate is higher than a height of the second fin-shaped structures protruding from the substrate.

Description

US9786510B2

United States

Download PDF

Find Prior Art

Similar

Inventor: Wen-Jiun Shen, Ssu-I Fu, Yen-Liang Wu, Chia-Jong Liu, Yu-Hsiang Hung, Chung-Fu Chang, Man-Ling Lu, Yi-Wei Chen

Current Assignee: Marlin Semiconductor Ltd

Worldwide applications

2014 • [CN](#) [CN](#) [US](#) 2017 • [US](#) 2019 • [US](#)

Application US14/512,475 events

- First worldwide family litigation filed

2014-10-13 • Application filed by United Microelectronics Corp

2016-03-10 • Publication of US20160071844A1

2017-08-29 • Priority to US15/688,885

2017-10-10 • Application granted

2017-10-10 • Publication of US9786510B2

Status • Active

2035-01-24 • Adjusted expiration

[Show all events](#) ▼

Info: [Patent citations \(27\)](#), [Cited by \(13\)](#), [Legal events](#), [Similar documents](#), [Priority and Related Applications](#)

External links: [USPTO](#), [USPTO PatentCenter](#), [USPTO Assignment](#), [Espacenet](#), [Global Dossier](#), [Discuss](#)

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to a fin-shaped structure and method thereof, and more specifically to a fin-shaped structure which has a ladder-shaped cross-sectional profile, and a method thereof.

2. Description of the Prior Art

With increasing miniaturization of semiconductor devices, various multi-gate MOSFET devices have been developed. The multi-gate MOSFET is advantageous for the following reasons. Manufacturing processes of multi-gate MOSFET devices can be integrated into traditional logic device processes, and thus are more compatible. In addition, since the three-dimensional structure of the multi-gate MOSFET increases the overlapping area between the gate and the substrate, the channel region is controlled more effectively, which reduces drain-induced barrier lowering (DIBL) effect and short channel effect. Moreover, the channel region is longer for the same gate length, so the current between the source and the drain is increased.

Since transistors in different areas such as logic areas and input/output areas have different purposes, structures of these transistors should be tailored to suit their particular purposes. When forming the structures, electrical demands in each area should be considered.

SUMMARY OF THE INVENTION

The present invention provides a fin-shaped structure and method thereof, which selectively forms fin-shaped structures having ladder-shaped cross-sectional profile parts in some areas, so that fin-shaped structures of different heights and critical dimensions (CD) can be formed, in order to form transistors for each area that meet each area's specific electrical demands.

The present invention provides a fin-shaped structure including a substrate having a first fin-shaped structure located in a first area and a second fin-shaped structure located in a second area, wherein the second fin-shaped structure includes a ladder-shaped cross-sectional profile part.

The present invention provides a method of forming a fin-shaped structure including the following steps. A substrate having a first fin-shaped structure located in a first area and a second fin-shaped structure located in a second area is provided. An isolation structure is filled beside the first fin-shaped structure of the first area and beside the second fin-shaped structure of the second area. A patterned mask is formed to cover the first area and expose the second area. A top part of the isolation structure of the second area is removed, to expose a first top part of the second fin-shaped structure. A treatment process is performed to modify an external surface of the first top part of the second fin-shaped structure, to form a modified part covering the first top part of the second fin-shaped structure. The patterned mask is removed. A removing process is performed to remove a part of the isolation structure and the modified part by the high removing selectivity to the first fin-shaped structure and the second fin-shaped structure, and the modified part and the isolation structure, to expose a top part of the first fin-shaped structure and a second top part of the second fin-shaped structure.

The present invention provides a method of forming a fin-shaped structure including the following steps. A substrate having a first fin-shaped structure located in a first area and a second fin-shaped structure located in a second area is provided. A first gate across the first fin-shaped structure and a second gate across the second fin-shaped structure are formed, wherein the first gate sequentially includes a first dielectric layer and a first sacrificial gate covering the first fin-shaped structure, and the second gate sequentially includes a second dielectric layer and a second sacrificial gate covering the second fin-shaped structure. The first sacrificial gate and the second sacrificial gate are removed, thereby exposing the first dielectric layer and the second dielectric layer. A mask covers the first area and exposes the second area. A removing process is performed to remove an external surface of a top part of the second fin-shaped structure. The mask is then removed.

According to the above, the present invention provides a fin-shaped structure and method thereof, which covers a mask in a first area, and then removes an external surface of a top part of a second fin-shaped structure of a second area, so that the second fin-shaped structure having a ladder-shaped cross-sectional profile in the second area is formed. Hence, fin-shaped structures of different heights and critical dimensions can be formed, and thus transistors for each area can achieve required electrical requirements. The methods of removing the external surface of the top part of the second fin-shaped structure in the second area may include: a removing process is performed to directly remove the external surface of the top part of the second fin-shaped structure; or, a treatment process may be performed to modify the external surface of the top part of the second fin-shaped structure, and a removing process may be performed to remove the modified part.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1-5 schematically depict a cross-sectional view of a method of forming a fin-shaped structure according to a first embodiment of the present invention.

FIGS. 6-10 schematically depict a cross-sectional view of a method of forming a fin-shaped structure according to a second embodiment of the present invention.

DETAILED DESCRIPTION

FIGS. 1-5 schematically depict a cross-sectional view of a method of forming a fin-shaped structure according to a first embodiment of the present invention. As shown in FIG. 1, a substrate **110** is provided. The substrate **110** can be divided into a first area A and a second area B. In this embodiment, the first area A is a high voltage threshold (HVT) area while the second area B is a low voltage threshold (LVT) area, but this is not limited thereto. The first area A may be an input/output high voltage area while the second area B may be a logic area. For illustrating the present invention clearly, there are only two areas depicted in this embodiment, but the present invention can also be applied to three or more areas at the same time, depending upon practical requirements.

The substrate **110** has two first fin-shaped structures **112 a** in the first area A and two second fin-shaped structures **112 b** in the second area B. In this embodiment, two first fin-shaped structures **112 a** are formed in the first area A and two second fin-shaped structures **112 b** are formed in the second area B, but the number of the first fin-shaped structures **112 a** or the second fin-shaped structures **112 b** is not restricted thereto. In this embodiment, the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** have the same structure. A height $h1$ of each of the first fin-shaped structures **112 a** is common to a height $h2$ of each of the second fin-shaped structures **112 b**; a width $w1$ of a top part of each of the first fin-shaped structures **112 a** is the same as a width $w2$ of a top part of each of second fin-shaped structures **112 b**; and a first distance $p1$ between a top part of each of the first fin-shaped structures **112 a** is the same as a distance $p2$ between a top part of each of the second fin-shaped structures **112 b**. Therefore, when a selective treatment process is performed on one single area or on a plurality of areas, symmetric structures in these areas will receive the same influence and uniform structures can be formed. The first distance $p1$ between a top part of each of the first fin-shaped structures **112 a** may also be different from the distance $p2$ between a top part of each of the second fin-shaped structures **112 b**.

More precisely, the method of forming the first fin-shaped structures **112 a** in the first area A and forming the second fin-shaped structures **112 b** in the second area B may include, but is not limited to, the following steps. A bulk bottom substrate (not shown) is provided. A hard mask layer (not shown) may be formed on the bulk bottom substrate (not shown) and is patterned to define the location of the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** in the bulk bottom

substrate (not shown) by a sidewall image transfer process. An etching process is performed to form the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b**. The first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** located in the substrate **110** are then formed completely. In one embodiment, the hard mask layer (not shown) is removed after the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** are formed, and a tri-gate MOSFET can be formed in the following processes. There are three contact faces between the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** and the following formed dielectric layer functions as a carrier channel whose width is wider than a channel width in a conventional planar MOSFET. When a driving voltage is applied, the tri-gate MOSFET produces a double on-current compared to the conventional planar MOSFET. In another embodiment, the hard mask layer (not shown) is reserved to form a fin field effect transistor (Fin FET), which is another kind of multi-gate MOSFET. Due to the hard mask layer (not shown) being reserved in the fin field effect transistor, there are only two contact faces between the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** and the following formed dielectric layer.

The present invention can also be applied to other semiconductor substrates. For example, a silicon-on-insulator substrate (not shown) is provided, and then a single crystalline silicon layer being a top part of the silicon-on-insulator substrate (not shown) is etched till an oxide layer being a middle part of the silicon-on-insulator substrate (not shown) is exposed.

Isolation structures **10 a** and **10 b** are filled beside the first fin-shaped structures **112 a** in the first area A and beside the second fin-shaped structures **112 b** in the second area B. The isolation structures **10 a** and **10 b** may be shallow trench isolation (STI) structures, and may include oxide, but are not limited thereto. In this embodiment, the isolation structures **10 a** and **10 b** are filled beside the first fin-shaped structures **112 a** in the first area A and beside the second fin-shaped structures **112 b** in the second area B simultaneously, and the isolation structures **10 a** and **10 b** have the same height. Therefore, symmetric structures are formed in the first area A and the second area B. As a selective treatment process is performed on one single area or on a plurality of areas, symmetric structures in these areas can receive the same influence and thus uniform structures can be formed. In another embodiment, the isolation structures **10 a** and **10 b** may have different heights and may be formed by different processes, depending upon practical requirements.

After the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** are formed, a doping process may be selectively performed to form wells in the first area A and the second area B or to change threshold voltages in the two areas.

A patterned mask **20 a** is then formed to cover the first area A but expose the second area B. As shown in FIG. 1, a mask **20** blanket-covers the first area A and the second area B. A photoresist (not shown) is deposited and patterned to form a patterned photoresist **K1** on the mask **20**, wherein the patterned photoresist **K1** covers the first area A but exposes the second area B. Thereafter, an etching process is performed to remove the exposed mask **20** in the second area B, so a patterned mask **20 a** is formed only in the first area A. Then, the patterned photoresist **K1** is removed, as shown in FIG. 2. In this embodiment, the patterned mask **20 a** is a silicon nitride layer, but it is not limited thereto.

A removing process **Q1** may be performed to remove a top part **10 b1** of the isolation structure **10 b** in the second area B, to form an isolation structure **10 b 1** and expose first top parts **112 b 1** of the second fin-shaped structures **112 b**, as shown in FIG. 3. It is emphasized that, due to the patterned mask **20 a** blanket-covering the first area A, the isolation structure **10 a** and the first fin-shaped structures **112 a** are reserved completely without being removed. In this embodiment, the removing process **Q1** may be an ammonia and nitrogen trifluoride containing etching process, which has a high etching selectivity to the isolation structure **10 b** and the second fin-shaped structures **112 b**; that is, the etching rate of the removing process **Q1** to the isolation structure **10 b** is much larger than to the second fin-shaped structures **112 b**, so only the isolation structure **10 b** is removed without removing the second fin-shaped structures **112 b**. In another embodiment, the removing process **Q1** may be other processes, but these processes must have high removing selectivity to the isolation structure **10 b** and the second fin-shaped structures **112 b** in order to remove a part of the isolation structure **10 b** and expose a part of the second fin-shaped structures **112 b**.

As shown in FIG. 4, a treatment process **Q2** is performed to modify an external surface **T1** of a first top part **112 b 1** of each of the second fin-shaped structures **112 b**, thereby a modified part **120** covering the first top part **112 b 1** of each of the second fin-shaped structures **112 b** is formed. In this embodiment, due to the isolation structures **10 a** and **10 b** being composed of oxide, the modified parts **120** are preferably composed of oxide, for being removed together with the isolation structures **10 a** and **10 b** in later processes. The treatment process **Q2** is preferably an oxidation process, which may be an oxygen gas-containing process or an in situ steam generation (ISSG) process.

After the modified parts **120** are formed, the patterned mask **20 a** is removed, as shown in FIG. 5. Thereafter, a removing process **Q3** is performed to remove the modified parts **120** and a part of the isolation structures **10 a** and **10 b 1** simultaneously, to form a top part **112 a 1** of each of the first fin-shaped structures **112 a** and a second top part **112 b 2** of each of the second fin-shaped structures **112 b**. In this embodiment, the modified parts **120** and the part of the isolation structures **10 a** and **10 b 1** are removed simultaneously without removing the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** by the high removing selectivity of the removing process **Q3** to the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b**, and the modified part **120** and the isolation structures **10 a** and **10 b 1**.

Each of the second fin-shaped structures **112 b** having a ladder-shaped cross-sectional profile part **C1** can be formed while reserving the original first fin-shaped structures **112 a**. The ladder-shaped cross-sectional profile part **C1** has a bending angle θ_1 , which is preferably larger than or equal to 90° . It is emphasized that a specific following structure is formed by applying the method of forming a fin-shaped structure of the present invention. The width w_1 of the top part of each of the first fin-shaped structures **112 a** comprising a first fin and a second fin is larger than a width w_3 of a top part of each of the second fin-shaped structures **112 b** comprising a third fin and a fourth fin. The first distance p_1 between adjacent top corners of the first fin and the second fin of the first fin-shaped structures **112 a** is less than a second distance p_3 between adjacent top corners of the third fin and the fourth fin of the second fin-shaped structures **112 b** while a third distance p_5 between adjacent lower parts of the first fin and the second fin is the same as a fourth distance p_6 between adjacent lower parts of the third fin and the fourth fin. The ladder-shaped cross-sectional profile part **C1** of each of the second fin-shaped structures **112 b** is higher than a top surface **T2** of the isolation structure **10 b 1**. A top surface **T3** of the isolation structure **10 a** in the first area A is higher than the top surface **T2** of the isolation structure **10 b 1** in the second area B. A height h_3 of each of the first fin-shaped structures **112 a** protruding from the isolation structure **10 a** is lower than a height h_4 of each of the second fin-shaped structures **112 b** protruding from the isolation structure **10 b 1**. The height h_1 of each of the first fin-shaped structures **112 a** protruding from the substrate **110** is higher than a height h_5 of each of the second fin-shaped structures **112 b** protruding from the substrate **110**.

Thereafter, processes such as forming gates or transistors may be performed. For instance, a gate may be formed across the first fin-shaped structures **112 a** of the first area A and the second fin-shaped structures **112 b** of the second area B respectively; a source/drain may be formed in the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** beside the gates respectively; and an interdielectric layer may be formed to cover the gates, the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b**.

The first fin-shaped structures **112 a** and the second fin-shaped structures **112 b** having ladder-shaped cross-sectional profile parts **C1** are formed and then the gates are formed on the first fin-shaped structures **112 a** and the second fin-shaped structures **112 b**, thereby the whole second fin-shaped structures **112 b** of the second area B have a ladder-shaped cross-sectional profile parts **C1** in the first embodiment.

A second embodiment is presented in the following. Common first fin-shaped structures and second fin-shaped structures are formed firstly and gates are formed across the first fin-shaped structures and the second fin-shaped structures, and then parts of the first fin-shaped structures and the second fin-shaped structures are exposed to

form the second fin-shaped structures having ladder-shaped cross-sectional profile parts by applying the present invention. In this way, only the parts of the second fin-shaped structure right below the gates have the ladder-shaped cross-sectional profile parts.

FIGS. 6-10 schematically depict a cross-sectional view of a method of forming a fin-shaped structure according to a second embodiment of the present invention. As shown in FIG. 6, a substrate **110** is provided. The substrate **110** can be divided into a first area A and a second area B. In this embodiment, two first fin-shaped structures **212 a** are formed in the first area A and two second fin-shaped structures **212 b** are formed in the second area B, but the number of the first fin-shaped structures **212 a** or the second fin-shaped structures **212 b** is not restricted thereto. As in the first embodiment, the first fin-shaped structures **212 a** and the second fin-shaped structures **212 b** are common structures. Therefore, symmetric structures are formed in the first area A and the second area B. When a selective treatment process performed on one single area or on a plurality of areas, symmetric structures in these areas can receive the same influence and thus uniform structures can be formed. The methods of forming the first fin-shaped structures **212 a** and the second fin-shaped structures **212 b** which are common to those of the first embodiment are not described herein.

Isolation structures **30 a** and **30 b** are filled beside the first fin-shaped structures **212 a** in the first area A and beside the second fin-shaped structures **212 b** in the second area B respectively. The isolation structures **30 a** and **30 b** may be shallow trench isolation (STI) structures, and may include oxide. In this embodiment, the isolation structures **10 a** and **10 b** are filled beside the first fin-shaped structures **212 a** in the first area A and beside the second fin-shaped structures **212 b** in the second area B simultaneously, therefore the isolation structures **30 a** and **30 b** will have the same height. Symmetric structures are formed in the first area A and the second area B. When a selective treatment process is performed on one single area or on a plurality of areas, symmetric structures in these areas can receive the same influence and thus uniform structures can be formed. In another embodiment, the isolation structures **30 a** and **30 b** may have different heights and may be formed by different processes, depending upon practical requirements. Moreover, after the first fin-shaped structures **212 a** and the second fin-shaped structures **212 b** are formed, a doping process may be selectively performed to form wells in the first area A and the second area B respectively or to change threshold voltages in the two areas.

A first gate **220 a** is formed across the first fin-shaped structures **212 a** of the first area A and a second gate **220 b** is formed across the second fin-shaped structures **212 b** of the second area B. More precisely, the first gate **220 a** may include a first dielectric layer **222 a** and a first sacrificial gate **224 a** from bottom to top to cover the first fin-shaped structures **212 a**, and the second gate **220 b** may include a second dielectric layer **222 b** and a second sacrificial gate **224 b** from bottom to top to cover the second fin-shaped structures **220 b**. Spacers **230 a** and **230 b** may be formed on the isolation structures **30 a** and **30 b** beside the first gate **220 a** and the second gate **220 b** respectively. Interdielectric layers **240 a** and **240 b** may be formed to blanket the substrate **110** beside the first gate **220 a** and the second gate **220 b**. In this embodiment, the first dielectric layer **222 a** and the second dielectric layer **222 b** may be oxide layers, the first sacrificial gate **224 a** and the second sacrificial gate **224 b** may be polysilicon gates, the spacers **230 a** and **230 b** may be nitride spacers, and the interdielectric layers **240 a** and **240 b** may be oxide layers, but this is not limited thereto. The methods of forming the first gate **220 a** and the second gate **220 b**, the spacers **230 a** and **230 b** and the interdielectric layers **240 a** and **240 b** are known in the art, and are not described herein.

An etching process may be performed to remove the first sacrificial gate **224 a** and the second sacrificial gate **224 b** and expose the first dielectric layer **222 a** and the second dielectric layer **222 b**, to thereby form recesses R1 and R2 in the first area A and the second area B respectively, as shown in FIG. 7.

As shown in FIG. 8, a mask K2 is formed to cover only the first area A but expose the second area B. In this embodiment, the mask K2 fills the recess R1 of the first area A. FIGS. 7-8 illustrate a removing process Q4 being performed to remove an external surface S1 of a top part of each of the second fin-shaped structures **212 b** (as shown in FIG. 7), to form second fin-shaped structures **212 b'** having ladder-shaped cross-sectional profile parts C2, wherein the ladder-shaped cross-sectional profile parts C2 have a bending angle θ_2 , and the bending angle θ_2 is preferably larger than or equal to 90°. In this embodiment, the second dielectric layer **222 b** and the top part **30 b** of the isolation structure **30 b** below the second dielectric layers **222 b** are removed as the removing process Q4 is performed to remove the external surfaces S1 of the second fin-shaped structures **212 b**. An isolation structure **30 b 1** is formed, and a top surface T4 of the isolation structure **30 b 1** at the bottom of the recess R2 is lower than a top surface T5 of isolation structure **30 b 1** beside the recess R2, and even lower than a top surface T6 of the isolation structure **30 a** in the first area A, depending upon the etchants of the removing process Q4 and a desired formed structure. In another embodiment, modified parts may be formed from the top parts of the second fin-shaped structures **212 b** as described in the first embodiment, and then the modified parts are removed.

It is emphasized that, since the second dielectric layer **222 b** and the second fin-shaped structures **212 b** below the second dielectric layer **222 b** are removed by the removing process Q4, the removing process Q4 has non-removing selectivity to the second dielectric layer **222 b** and the second fin-shaped structures **212 b**. This means the removing rate of the removing process Q4 to the second dielectric layer **222 b** is equal to that of the second fin-shaped structures **212 b**. In one case, the removing process Q4 may be a fluorine containing process. Since the second dielectric layer **222 b** is an oxide layer and the isolation structure **30 b** is composed of oxide, a part of the isolation structure **30 b** in the recess R2 is also removed when the removing process Q4 for removing the second dielectric layer **222 b** is performed.

After the second fin-shaped structures **212 b'** having ladder-shaped cross-sectional profile parts C2 are formed, the mask K2 and the first dielectric layer **222 a** in the first area A are removed, as shown in FIG. 9. In this embodiment, the mask K2 may be removed by an O₂ stripping process, and the first dielectric layer **222 a** may be removed by an ammonia and nitrogen trifluoride containing etching process, but this is not limited thereto. As shown in FIG. 10, dielectric layers **250 a** and **250 b** cover the first fin-shaped structures **212 a** and the second fin-shaped structures **212 b'** respectively. The dielectric layers **250 a** and **250 b** may be formed by the same process and have the same thickness, or may be formed by different processes or materials to have different thicknesses. For instance, the first area A is a high voltage threshold (HVT) area while the second area B is a low voltage threshold (LVT) area, so the thickness of the dielectric layer **250 a** of the first area A is larger than the thickness of the dielectric layer **250 b** of the second area B; or, the materials of the dielectric layers **250 a** and **250 b** may be different, enabling the dielectric layer **250 a** to have the capability of preventing high voltages while the dielectric layer **250 b** has lower Equivalent Oxide Thickness (EOT).

In this embodiment, the first dielectric layer **222 a** is removed and then the dielectric layers **250 a** and **250 b** are reformed. In other embodiments, the first dielectric layer **222 a** may not be removed while the dielectric layers **250 a** and **250 b** are formed directly on the first dielectric layer **222 a**; or, only the dielectric layer **250 b** in the second area B is formed. As shown in FIGS. 8-9, the mask K2 is formed, and the first dielectric layer **222 a** is then removed completely in this embodiment. In another embodiment, the first dielectric layer **222 a** and the second dielectric layer **222 b** may be removed before the mask K2 is formed.

To summarize, the present invention provides a fin-shaped structure and method thereof, which covers a mask in a first area, and then removes an external surface of a top part of a second fin-shaped structure of a second area, so that a part, or all, of the second fin-shaped structures in the second area having ladder-shaped cross-sectional profiles can be formed. Hence, fin-shaped structures having different heights and critical dimensions can be formed in different areas, and thus transistors for each area can achieve their electrical requirements.

The methods of removing the external surface of the top part of the second fin-shaped structure in the second area after covering the mask in the first area may include: performing a removing process to directly remove the external surface of the top part of the second fin-shaped structure, wherein the removing process has non-removing selectivity to the second fin-shaped structure and materials except for those above the second fin-shaped structure such as dielectric layers or isolation structures, to remove them. In addition, a treatment process may be performed to modify the external surface of the top part of the second fin-shaped structure in the second area, and then the removing process is performed to remove the modified part, wherein the removing process has high removing selectivity to the modified part and the original second fin-shaped structure, so that the modified part can be removed without removing the second fin-shaped structure.

Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Patent Citations (27)

Publication number	Priority date	Publication date	Assignee	Title
US20080157225A1	2006-12-29	2008-07-03	Suman Datta	SRAM and logic transistors with variable height multi-gate transistor architecture
US20100148234A1 *	2006-07-14	2010-06-17	Micron Technology, Inc.	Subresolution silicon features and methods for forming the same
US20120313169A1 *	2011-06-09	2012-12-13	Globalfoundries Inc.	Fin-fet device and method and integrated circuits using such
US8373238B2	2009-12-03	2013-02-12	Taiwan Semiconductor Manufacturing Company, Ltd.	FinFETs with multiple Fin heights
US8669615B1	2012-08-28	2014-03-11	International Business Machines Corporation	Techniques for metal gate workfunction engineering to enable multiple threshold voltage FINFET devices
US20140191323A1 *	2013-01-08	2014-07-10	International Business Machines Corporation	Method of forming finfet of variable channel width
US20140335673A1 *	2013-05-10	2014-11-13	Samsung Electronics Co., Ltd.	Methods of manufacturing finfet semiconductor devices using sacrificial gate patterns and selective oxidization of a fin
US20150145048A1 *	2013-11-22	2015-05-28	International Business Machines Corporation	Structure and method for forming cmos with nfet and pfet having different channel materials
US20150311085A1 *	2014-04-23	2015-10-29	Globalfoundries Inc.	Field effect transistor (finfet) device with a planar block area to enable variable fin pitch and width
Family To Family Citations				
US20080272437A1 *	2007-05-01	2008-11-06	Doris Bruce B	Threshold Adjustment for High-K Gate Dielectric CMOS
US8609495B2 *	2010-04-08	2013-12-17	Taiwan Semiconductor Manufacturing Company, Ltd.	Hybrid gate process for fabricating finfet device
CN102956702A *	2011-08-31	2013-03-06	中国科学院微电子研究所	Semiconductor device and method for manufacturing the same
CN102983079B *	2011-09-06	2017-12-19	联华电子股份有限公司	semiconductor process
US8946829B2 *	2011-10-14	2015-02-03	Taiwan Semiconductor Manufacturing Company, Ltd.	Selective fin-shaping process using plasma doping and etching for 3-dimensional transistor applications
US8871575B2 *	2011-10-31	2014-10-28	United Microelectronics Corp.	Method of fabricating field effect transistor with fin structure
US8963257B2 *	2011-11-10	2015-02-24	Taiwan Semiconductor Manufacturing Company, Ltd.	Fin field effect transistors and methods for fabricating the same
TWI518794B *	2012-04-13	2016-01-21	聯華電子股份有限公司	Non-planar fet and manufacturing method thereof
US8691652B2 *	2012-05-03	2014-04-08	United Microelectronics Corp.	Semiconductor process
CN103579335A *	2012-07-25	2014-02-12	联华电子股份有限公司	Multi-gate field effect transistor and manufacturing process thereof
CN104022116B *	2013-02-28	2017-08-25	中芯国际集成电路制造(上海)有限公司	Static storage cell and forming method thereof
US9590104B2 *	2013-10-25	2017-03-07	Taiwan Semiconductor Manufacturing Company, Ltd.	Gate device over strained fin structure
US20150145042A1 *	2013-11-25	2015-05-28	International Business Machines Corporation	Transistors having multiple lateral channel dimensions
TWI552232B *	2013-11-25	2016-10-01	Nat Applied Res Laboratories	The Method and Structure of Fin - type Field Effect Transistor
US9190496B2 *	2014-01-23	2015-11-17	Taiwan Semiconductor Manufacturing Company, Ltd.	Method of making a FinFET device
US9954104B2 *	2014-01-24	2018-04-24	Globalfoundries Inc.	Multiwidth finFET with channel cladding
US9536900B2 *	2014-05-22	2017-01-03	Globalfoundries Inc.	Forming fins of different semiconductor materials on the same substrate
US9368493B2 *	2014-07-08	2016-06-14	Globalfoundries Inc.	Method and structure to suppress FinFET heating

* Cited by examiner, † Cited by third party

Cited By (13)

Publication number	Priority date	Publication date	Assignee	Title
US10892348B2	2019-04-29	2021-01-12	United Microelectronics Corp.	Method of rounding fin-shaped structure
US11309423B2	2017-08-31	2022-04-19	Taiwan Semiconductor Manufacturing Co., Ltd	Fin field effect transistor (finFET) device structure and method for forming the same
US11545562B2 *	2017-07-31	2023-01-03	Taiwan Semiconductor Manufacturing Co., Ltd.	Source and drain structure with reduced contact resistance and enhanced mobility
US12432955B2 *	2017-07-31	2025-09-30	Taiwan Semiconductor Manufacturing Co., Ltd.	Source and drain structure with reduced contact resistance and enhanced mobility
Family To Family Citations				
US9559181B2	2013-11-26	2017-01-31	Taiwan Semiconductor Manufacturing Company, Ltd.	Structure and method for FinFET device with buried sige oxide
US9397099B1 *	2015-01-29	2016-07-19	Taiwan Semiconductor Manufacturing Co., Ltd.	Semiconductor device having a plurality of fins and method for fabricating the same
CN106158628B *	2015-03-23	2020-10-16	联华电子股份有限公司	Semiconductor structure and manufacturing process thereof
CN108666310B	2017-03-28	2021-04-13	联华电子股份有限公司	Semiconductor memory device and method of forming the same
KR102360410B1 *	2017-08-30	2022-02-08	삼성전자주식회사	Semiconductor device
US10971493B2 *	2017-11-27	2021-04-06	Taiwan Semiconductor Manufacturing Company Ltd.	Integrated circuit device with high mobility and system of forming the integrated circuit
CN115332346A *	2018-01-05	2022-11-11	联华电子股份有限公司	Semiconductor device and method of making the same
US10700183B2	2018-10-19	2020-06-30	Taiwan Semiconductor Manufacturing Co., Ltd.	Fin field effect transistor (FinFET) device structure and method for forming the same
CN114068330B *	2020-08-03	2025-01-28	中芯国际集成电路制造(上海)有限公司	A semiconductor structure and a method for forming the same

* Cited by examiner, † Cited by third party, ‡ Family to family citation

Similar Documents

Publication	Publication Date	Title
US10930517B2	2021-02-23	Method of forming fin-shaped structure
US10170623B2	2019-01-01	Method of fabricating semiconductor device
US9318342B2	2016-04-19	Methods of removing fins for finfet semiconductor devices
US9698229B2	2017-07-04	Semiconductor structure and process thereof
CN104124174B	2017-02-22	Semiconductor structure and forming method thereof
US9601492B1	2017-03-21	FinFET devices and methods of forming the same
US9525041B2	2016-12-20	Semiconductor process for forming gates with different pitches and different dimensions
US9263287B2	2016-02-16	Method of forming fin-shaped structure
TW201730940A	2017-09-01	Semiconductor component and method of forming same
US9947592B2	2018-04-17	FinFET devices and methods of forming the same
US9269791B2	2016-02-23	Multi-gate MOSFET with embedded isolation structures
CN107919324A	2018-04-17	The forming method of semiconductor devices
US9076870B2	2015-07-07	Method for forming fin-shaped structure
CN110047741B	2021-07-13	Semiconductor structure and method of forming the same
CN112201692A	2021-01-08	Fully-enclosed grid fin field effect transistor and manufacturing method thereof
EP3244444A1	2017-11-15	Fin-fet devices and fabrication methods thereof
CN108807179B	2021-07-09	Semiconductor structure and method of forming the same

US10043675B2	2018-08-07	Semiconductor device and method for fabricating the same
US9478661B1	2016-10-25	Semiconductor device structures with self-aligned fin structure(s) and fabrication methods thereof
US10892348B2	2021-01-12	Method of rounding fin-shaped structure
CN104217948A	2014-12-17	Semiconductor manufacturing method
US20160225872A1	2016-08-04	Semiconductor structure with a multilayer gate oxide and method of fabricating the same
CN103730345B	2018-02-13	Semiconductor device manufacturing method
CN111696866B	2023-09-22	Semiconductor structures and methods of forming them
US9401429B2	2016-07-26	Semiconductor structure and process thereof

Priority And Related Applications

Child Applications (1)

Application	Priority date	Filing date	Relation	Title
US15/688,885	2014-09-09	2017-08-29	Division	Method of forming fin-shaped structure having ladder-shaped cross-sectional profile

Priority Applications (2)

Application	Priority date	Filing date	Title
US15/688,885	2014-09-09	2017-08-29	Method of forming fin-shaped structure having ladder-shaped cross-sectional profile
US16/532,477	2014-09-09	2019-08-06	Method of forming fin-shaped structure

Applications Claiming Priority (3)

Application	Filing date	Title
CN201410454915	2014-09-09	
CN201410454915.X	2014-09-09	
CN201410454915.XA	2014-09-09	Fin structure and manufacturing method thereof

Legal Events

Date	Code	Title	Description
2014-10-13	AS	Assignment	Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHEN, WEN-JIUN;FU, SSU-I;WU, YEN-LIANG;AND OTHERS;SIGNING DATES FROM 20140710 TO 20140717;REEL/FRAME:033934/0391
2017-09-20	STCF	Information on status: patent grant	Free format text: PATENTED CASE
2021-03-03	MAFP	Maintenance fee payment	Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4
2021-07-26	AS	Assignment	Owner name: MARLIN SEMICONDUCTOR LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNITED MICROELECTRONICS CORPORATION;REEL/FRAME:056991/0292 Effective date: 20210618
2023-02-28	CC	Certificate of correction	
2025-01-08	MAFP	Maintenance fee payment	Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

			Year of fee payment: 8
2025-09-30	IPR	Aia trial proceeding filed before the patent and appeal board: inter partes review	Free format text: TRIAL NO: IPR2025-01484 Opponent name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD. Effective date: 20250829

Data provided by IFI CLAIMS Patent Services

[About](#) [Send Feedback](#) [Public Datasets](#) [Terms](#) [Privacy Policy](#) [Help](#)