



US 20030214268A1

(19) **United States**

(12) **Patent Application Publication** (10) **Pub. No.: US 2003/0214268 A1**
Breuch et al. (43) **Pub. Date: Nov. 20, 2003**

(54) **DEVICE AND METHOD FOR THE
DETECTION OF A CHARGING VOLTAGE**

(52) **U.S. Cl. 320/128**

(75) **Inventors: Georg Breuch, Greven (DE); Zbigniew
Kubacki, Emsdetten (DE)**

(57) **ABSTRACT**

Correspondence Address:
MICHAEL BEST & FRIEDRICH, LLP
100 E WISCONSIN AVENUE
MILWAUKEE, WI 53202 (US)

The present invention relates to a device and a method for the detection of a charging voltage of at least one rechargeable battery comprising a voltage converter for converting the charging voltage of the at least one rechargeable battery into a voltage signal, an analog/digital converter for converting the voltage signal of the voltage converter into a digital signal, and an evaluation and control device for evaluating the digital signal of the analog/digital converter as well as for controlling the charging process of the at least one rechargeable battery on the basis of the evaluation of the digital signal of the analog/digital converter. The voltage converter comprises an amplifier circuit with a variable gain controlled by at least one control output terminal of the evaluation and control device such that the gain applied for the generation of the voltage signal is adjusted to the input voltage range of the analog/digital converter according to a transfe function.

(73) **Assignee: FRIWO GERAETEBAU GMBH**

(21) **Appl. No.: 10/413,063**

(22) **Filed: Apr. 14, 2003**

(30) **Foreign Application Priority Data**

Apr. 15, 2002 (DE)..... 102 16 642.0

Publication Classification

(51) **Int. Cl.⁷ H02J 7/00**




Fig. 1




Fig. 2

Transfer function




Fig. 4




Fig. 3




Fig. 5

Output value

8-Bit-ADC		10-Bit-ADC	
	$-\Delta U$ [%]		$-\Delta U$ [%]
256	0,78	1024	0,195
200	1,00	800	0,250
150	1,50	600	0,333
100	2,00	400	0,500

Fig. 6

	Cell number	Voltage situation	Output value 10-Bit-ADC	$-\Delta U$ [%]
1 – 2 cells	n = 2	3,2V	1024	0,195
	n = 1	1,6V	512	0,391
5 – 10 cells	n = 10	16V	1024	0,195
	n = 6	9,6V	614	0,326
	n = 5	8V	512	0,391
5 – 15 cells	n = 15	24V	1024	0,195
	n = 9	14,4V	614	0,326
	n = 5	8V	341	0,586

Fig. 7

Interval 1	Interval 2	Interval 3	Interval 4	Interval 5
(Switch 1-4 open)	(S1 closed, S2-4 open)	(S1,2 closed, S3-4 open)	(S1-3 closed, S4 open)	(Switch 1-4 closed)
15 cells	12 cells	10 cells	8 cells	6 cells
$U_{11} = 24,0000 \text{ V}$	$U_{21} = 18,8252 \text{ V}$	$U_{31} = 14,7662 \text{ V}$	$U_{41} = 11,5824 \text{ V}$	$U_{51} = 9,0851 \text{ V}$
$U_{12} = U_{11} - \Delta U_1 = 23,9280 \text{ V}$	$U_{22} = U_{21} - \Delta U_2 = 18,7688 \text{ V}$	$U_{32} = U_{31} - \Delta U_3 = 14,7219 \text{ V}$	$U_{42} = U_{41} - \Delta U_4 = 11,5476 \text{ V}$	$U_{52} = U_{51} - \Delta U_5 = 9,0578 \text{ V}$
$\Delta U_1 = 72,00 \text{ mV}$	$\Delta U_2 = 56,48 \text{ mV}$	$\Delta U_3 = 44,30 \text{ mV}$	$\Delta U_4 = 34,75 \text{ mV}$	$\Delta U_5 = 27,26 \text{ mV}$
$\Delta_{\max} = 0,300 \%$	$\Delta_{\max} = 0,300 \%$	$\Delta_{\max} = 0,300 \%$	$\Delta_{\max} = 0,300 \%$	$\Delta_{\max} = 0,300 \%$
$\Delta U_1 / \text{cell} = 4,80 \text{ mV}$	$\Delta U_2 / \text{cell} = 4,71 \text{ mV}$	$\Delta U_3 / \text{cell} = 4,43 \text{ mV}$	$\Delta U_4 / \text{cell} = 4,34 \text{ mV}$	$\Delta U_5 / \text{cell} = 4,54 \text{ mV}$
$a_1 = 0,5439$	$a_2 = 0,6934$	$a_3 = 0,8840$	$a_4 = 1,1270$	$a_5 = 1,4368$
$b_1 = -8,0533 \text{ V}$	$b_2 = -8,0533 \text{ V}$	$b_3 = -8,0533 \text{ V}$	$b_4 = -8,0533 \text{ V}$	$b_5 = -8,0533 \text{ V}$
$U_{13} = 16,3698 \text{ V}$	$U_{23} = 12,8402 \text{ V}$	$U_{33} = 10,0716 \text{ V}$	$U_{43} = 7,9000 \text{ V}$	$U_{53} = 6,1967 \text{ V}$
$U_{14} = 16,2978 \text{ V}$	$U_{24} = 12,7837 \text{ V}$	$U_{34} = 10,0273 \text{ V}$	$U_{44} = 7,8653 \text{ V}$	$U_{54} = 6,1694 \text{ V}$
$\Delta U_1 = 72,00 \text{ mV}$	$\Delta U_2 = 56,48 \text{ mV}$	$\Delta U_3 = 44,30 \text{ mV}$	$\Delta U_4 = 34,75 \text{ mV}$	$\Delta U_5 = 27,26 \text{ mV}$
$\Delta_{\min} = 0,440 \%$	$\Delta_{\min} = 0,440 \%$	$\Delta_{\min} = 0,440 \%$	$\Delta_{\min} = 0,440 \%$	$\Delta_{\min} = 0,440 \%$
$\Delta U_1 / \text{cell} = 6,55 \text{ mV}$	$\Delta U_2 / \text{cell} = 6,28 \text{ mV}$	$\Delta U_3 / \text{cell} = 6,33 \text{ mV}$	$\Delta U_4 / \text{cell} = 6,95 \text{ mV}$	$\Delta U_5 / \text{cell} = 6,81 \text{ mV}$

Fig. 8

Interval 1		Interval 2		Interval 3		Interval 4		Interval 5	
15 cells		12 cells		10 cells		8 cells		6 cells	
PWM = 0,00 %		PWM = 16,74 %		PWM = 38,09 %		PWM = 65,30 %		PWM = 100,00 %	
U ₁₁ =	24,0000 V	U ₂₁ =	18,8252 V	U ₃₁ =	14,7662 V	U ₄₁ =	11,5824 V	U ₅₁ =	9,0851 V
ΔU_1 =	72,00 mV	ΔU_2 =	56,48 mV	ΔU_3 =	44,30 mV	ΔU_4 =	34,75 mV	ΔU_5 =	27,26 mV
Δ_{max} =	0,300 %	Δ_{max} =	0,300 %	Δ_{max} =	0,300 %	Δ_{max} =	0,300 %	Δ_{max} =	0,300 %
$\Delta U_1 / \text{cell}$	4,80 mV	$\Delta U_2 / \text{cell}$	4,71 mV	$\Delta U_3 / \text{cell}$	4,43 mV	$\Delta U_4 / \text{cell}$	4,34 mV	$\Delta U_5 / \text{cell}$	4,54 mV
a ₁ =	0,5439	a ₂ =	0,6934	a ₃ =	0,8840	a ₄ =	1,1270	a ₅ =	1,4368
U ₁₃ =	16,3698 V	U ₂₃ =	12,8402 V	U ₃₃ =	10,0716 V	U ₄₃ =	7,9000 V	U ₅₃ =	6,1967 V

Fig. 9




Fig. 10

DEVICE AND METHOD FOR THE DETECTION OF A CHARGING VOLTAGE

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a device and a method for the detection of a charging voltage of at least one rechargeable battery.

[0003] 2. Description of the Related Art

[0004] Due to their manifold advantages mobile terminals in the electric and entertainment industries become increasingly important. These devices depend on a location-independent power supply and, for reasons relating to the expenses therefor and to the environment, it is recommendable to use rechargeable batteries (hereinafter called accumulator). At the same time, there is an increasing need for inexpensive and compact accumulator chargers, as the terminals, too, are constantly manufactured smaller in size and more inexpensively. On the other hand, the chargers have to be reliable and flexible enough to guarantee a long service life of the accumulators, and they have to be capable of charging a variable number of rechargeable batteries at the same time.

[0005] In accumulator technology the most different methods are employed for detecting the charging state of an accumulator, such as the evaluation of the temperature or voltage gradient of the chargeable accumulator. A very exact method exploits the effect that the accumulator voltage is reduced when the charging process is continued after a maximum was obtained. This method is also designated with ΔU detection. FIG. 1 schematically shows both the temperature and the voltage curves of a 1.2 V accumulator cell during a charging process. As illustrated, the temperature of the accumulator continuously increases with the charging time. The cell voltage likewise continuously increases with the charging time, however, only up to a maximum value. Afterwards it decreases despite the continued charging process.

[0006] Once the charging voltage has reached its maximum, the accumulator has been charged up to its maximum capacity. Any additional charging beyond this point signifies that the accumulator is overcharged and, thus, damaged. Therefore, it is important that the charging process be stopped, if possible immediately after the voltage maximum has been exceeded. This requires that the negative voltage change, also called $-\Delta U$, is exactly and reliably enough detected after the maximum value has been exceeded. With a cell voltage of 1.5 V the value required therefor typically is 5 mV per cell or, expressed in percentage, typically 0.33% of the cell voltage.

[0007] In charging technologies the evaluation of the accumulator voltage and, thus, the detection of the $-\Delta U$ is typically performed with the aid of a microcontroller. The analog accumulator voltage is thereby supplied to an analog/digital converter (A/D converter) directly, or by means of a voltage divider, and is digitalized. For this purpose 8 bit or 10 bit A/D converters are commonly used.

[0008] For guaranteeing the necessary interference immunity when the negative voltage change $-\Delta U$ is measured by means of an A/D converter, only those signal changes are

taken into account when the digital signals of the A/D converter are evaluated, that have a size of at least 2 LSB (Least Significant Bit). FIG. 6 shows, summarized in a table, the values of the maximum relative resolution of the voltage change $-\Delta U$ for both, an 8 bit A/D converter (8 bit ADC) and for a 10 bit A/D converter (10 bit ADC) with an evaluation exactness of 2 LSB. The values are issued for differently large digital output values of the A/D converters. The relative resolution with respect to smaller output values of the 8 bit A/D converter is clearly worse than the required typical 0.33%.

[0009] Relative to a definite number of accumulator cells the demand for accuracy in the $-\Delta U$ detection of at least 0.33% can, therefore, only be maintained by a 10 bit A/D converter, which is, however, clearly more expensive in comparison with an 8 bit A/D converter.

[0010] As the relative accuracy of larger voltages and, thus, in the upper range of the input voltage of the A/D converter is better, it should be made sure that the signal for the charging voltage of the accumulators or the accumulator package always ranges in the upper input voltage range of the A/D converter so as to achieve an as large as possible relative signal resolution.

[0011] If a variable number of accumulator cells is to be charged in one accumulator charger, e.g. 5 to 15 cells, a display of the voltage situation of the accumulator cells by a passive coupling, e.g. by a simple voltage divider, is no longer possible, if an accuracy in the $-\Delta U$ detection of 0.33% is to be achieved at the same time. FIG. 7 shows a table illustrating this fact by means of an example of a 10 bit A/D converter.

[0012] For obtaining even better resolutions in the $-\Delta U$ detection, microcontrollers and A/D converters having a higher resolution may be used.

[0013] Document U.S. Pat. No. 5,973,480 discloses that a microcomputer is used for setting a desired quotient of the accumulator cell voltage by additionally connecting resistors. A voltage division circuit divides the voltage range of the accumulator in correspondence with the measured range of the A/D converter downwardly. In view of a digital unit (1 LSB) of the 8 bit A/D converter this method results in an accuracy of 3.19 mV per accumulator cell.

SUMMARY OF THE INVENTION

[0014] It is the object of the present invention to provide a device for detecting the charging voltage of at least one rechargeable battery, which can be manufactured correspondingly flexibly, compact and inexpensively, as well as a corresponding method therefor.

[0015] According to the invention this object is provided by the subject matter of claims 1 and 13. Advantageous embodiments of the inventions are described in the dependent claims.

[0016] The present invention is based on the knowledge that, on one hand, complex analog circuits can be simplified by the use of modern evaluation and control devices, e.g. microcontrollers, and that, on the other hand, complicated and, thus, expensive evaluation and control devices can be replaced by essentially more inexpensive ones by using efficient and compact analog circuits.

[0017] Therefore, extremely compact, inexpensive chargers can be realized on the basis of the solution according to the invention, which, on one hand, can be used for one or more rechargeable batteries. On the other hand, the accuracy in the detection of the cell voltage according to the inventive solution allows the control of the charging process of the accumulator cells with such an exactness that the overcharge of the accumulator cells is reduced to a minimum, so that the service life of the accumulator cells is increased.

[0018] According to a preferred embodiment the voltage conversion circuit includes an operation amplifier circuit, in which the amplification range is controlled by resistors connected by the evaluation and control device. The evaluation and control device comprises a microcontroller or a programmable microprocessor with an analog/digital converter for converting the signal of the voltage conversion circuit and control output terminals for controlling the resistors of the amplifier circuit being integrated therein. The microcontroller or microprocessor is thereby formed of an 8 bit microcontroller or processor, and the A/D converter of an 8 bit A/D converter.

[0019] This compact circuit allows the flexible adjustment of the voltage signal of the accumulator cells to the input voltage range of the A/D converter during the charging process. This permits, on one hand, an exact detection of the accumulator cell voltage and, thus, a precise control of the charging process by means of an 8 bit microcontroller. On the other hand, this preferred embodiment permits, either with a minimum or a maximum number of accumulator cells to be charged, the detection of the maximum charging state of the batteries with an accuracy to such an extent that overcharging is avoided. The compact construction of the circuit allows space-saving and miniaturized embodiments of the present invention, which can moreover even be realized in an inexpensive manner due to the use of 8 bit microcontrollers.

[0020] If an overlapping of the gain ranges is provided in addition to the inventive solution, a continuous transition between the gain ranges is feasible without the occurrence of evaluation errors in the measurement of the accumulator cell voltage, which entails the faulty control of the charging process of the accumulator cells.

[0021] According to a particularly preferred embodiment the voltage conversion circuit comprises an operation amplifier circuit, in which the gain is controlled by a pulse width modulation circuit. The adjustment of the voltage signal of the voltage converter to the input voltage range of the A/D converter is effected by the range-wise as well as by the step-wise increase of the duty cycle of the pulse width modulation circuit.

[0022] This particularly preferred embodiment once more reduces the circuitual erogation in comparison with the already mentioned one, as one control output terminal is enough to control the gain of the control output terminal, which is preferably integrated in the evaluation and control device. An adjustment of the duty cycle of the pulse width modulation circuit step by step therefore additionally allows a nearly continuous gain, by which the accuracy of the detection of the accumulator cell voltage is once more improved.

[0023] The preferred field of application of the embodiments of the present invention is constituted by the field of modern charging mains power supplies.

BRIEF DESCRIPTION OF THE DRAWINGS

[0024] The accompanying drawings are incorporated into and form a part of the specification for the purpose of explaining the principles of the invention. The drawings are not to be construed as limiting the invention to only the illustrated and described examples of how the invention can be made and used. Further features and advantages will become apparent from the following, and more particular description of the invention as illustrated in the accompanying drawings, wherein:

[0025] FIG. 1 shows a schematic illustration of the temperature and voltage curves of an 1.2 V accumulator cell during the charging process,

[0026] FIG. 2 shows a block diagram of a preferred embodiment of the present invention,

[0027] FIG. 3 shows a block diagram of a preferred embodiment of the operation amplifier circuit corresponding to the present invention,

[0028] FIG. 4 shows a graphical illustration of the transfer functions of a preferred embodiment of the operation amplifier circuit corresponding to the present invention,

[0029] FIG. 5 shows a block diagram of a particularly preferred embodiment of the operation amplifier circuit corresponding to the present invention,

[0030] FIG. 6 shows a table comprising a list of the maximum relative resolution of the voltage change $-\Delta U$ for an 8 bit A/D converter and a 10 bit A/D converter with an evaluated accuracy of 2 LSB,

[0031] FIG. 7 shows a table comprising a list of the maximum relative resolution of the voltage change $-\Delta U$ for an 10 bit A/D converter with a different number of accumulator cells with an evaluated accuracy of 2 LSB,

[0032] FIG. 8 shows a table comprising a survey of the ranges and characteristic quantities for the preferred embodiment of the present invention according to FIG. 3,

[0033] FIG. 9 shows a table comprising a survey of the ranges and characteristic quantities for the particularly preferred embodiment of the present invention according to FIG. 5 as comparison over the survey of the ranges and their characteristic quantities of the preferred embodiment (FIG. 8), and

[0034] FIG. 10 shows a flow chart for controlling the pulse width modulation of the particularly preferred embodiment of the present invention according to FIG. 5.

DETAILED DESCRIPTION OF THE INVENTION

[0035] The illustrative embodiments of the present invention will be described with reference to the figure drawings, wherein like elements and structures are indicated with like reference numbers.

[0036] FIG. 2 shows, by means of a simple block diagram, a preferred embodiment of the present invention. The block diagram shows a block with accumulator cells 201, a voltage converter 202 and an evaluation and control device 203. In the present embodiment, an 8 bit microcontroller, in which the A/D converter is integrated, has been chosen as an inexpensive example for the evaluation and control device.

Embodiments comprising the aforementioned features, in which a separate A/D converter or a different evaluation and control device are used, are also possible, however.

[0037] The accumulator cell block **201** comprises a terminal **204** for a charger for charging the accumulator cells and is connected to a voltage converter **202**. Via an input terminal of the voltage converter the variable charging voltage **205** of the accumulator cells is sensed. At the output of the voltage converter a correspondingly transformed voltage signal **206** is applied at the input of the A/D converter. The A/D converter converts the voltage signal into a digital signal and transfers the same to a microcontroller for evaluation purposes. The microcontroller controls the voltage converter and the charging process via one or more control output terminals **207** in correspondence with the digital signals of the A/D converter output.

[0038] As an alternative to the 8 bit microcontroller also a suitable microprocessor, ASIC (Application Specific Integrated Circuit) or DSP (Digital Signal Processor) may be used as evaluation and control device **203**.

[0039] FIG. 3 shows a schematic illustration of a preferred embodiment of an operation amplifier circuit of the present invention. The charging voltage **205** of the accumulator cells **201** is sensed via the input terminal of the voltage converter and is divided by the resistors R1 and R2. The so divided voltage signal of the accumulator cells is switched to the non-inverting input terminal of the operation amplifier **301**, which is connected to a suitable voltage supply V_1 . The inverting input terminal of the operation amplifier is, on one hand, connected with a positive voltage potential V_2 via a resistor R3, on the other hand, with an earth potential via resistors R5 to R8 and corresponding switches S1 to S4 and, thirdly, with the output terminal of the operation amplifier via a resistor R4. The switches S1 to S4 are connected with the control output terminals **207** of the microcontroller and are preferably realized by bipolar transistors or FET. However, also conventional switches may be used. Moreover, the circuit is not limited to a number of four resistors R5 to R8 and the corresponding switches S1 to S4, but can be reduced or expanded according to need and application. The voltage supplies V_1 and V_2 as well as the operation amplifier are provided on the same earth potential.

[0040] In the preferred embodiment of the amplifier circuit a potential is applied relative to the output terminal of the operation amplifier at the inverting input terminal of the operation amplifier via the voltage source V_2 and the resistors R3 and R4. The result of this circuit is a negative offset of the voltage at the output terminal of the operation amplifier, whereof the quantity is proportional to the quotient of the resistors R4 and R3. The amplification of the voltage signal applied at the non-inverting input terminal of the operation amplifier is set by the resistor R4 and the resistor array R5 to R8. The gain is thereby increased with the decreasing overall resistance of the resistor array R5 to R8. In dependence on the choice of the corresponding switches the gain of the operation amplifier can thus variably be adjusted by the resistors in the resistor array R5 to R8. As was mentioned already, the switches are thereby connected by the microcontroller **203**.

[0041] The amplification of the voltage signal **205** applied at the input terminal of the voltage conversion circuit can be described with a transfer function, which has the form of a

straight line equation, in which the axial portion is defined by the voltage of the voltage supply V_2 and the resistors R3 and R4. The gradient of the straight line results from the gain of the circuit, which is substantially defined by the resistors R1 and R2 as well as R4 and R5 to R8.

[0042] According to another embodiment of the present invention the resistor R3 is controlled by additional control output terminals of the microcontroller such that it changes its resistance value in a defined manner. This is preferably realized by a resistor array in analogy to the resistor array R5 to R8, or by similar circuits. Thus, it is possible to additionally vary the axial portion of the transfer function of the gain so as to expand the application field of the circuit.

[0043] In the block diagram shown in FIG. 3 all elements for the protective circuitry and the interference suppression have been omitted so as to not conceal the essential part of the present invention. The embodiments of the present invention can be expanded by protective diodes, filters and additional elements.

[0044] According to the preferred embodiment of the amplifier circuit the accumulator voltage is spread to the input range of an 8 bit A/D converter in a flexible, compact and exact manner, with a minimum of electronic components. For this purpose the gain of the amplifier circuit is preferably divided into different ranges. This means, in dependence on the voltage situation of the charging voltage of the accumulators, the transfer function of the operation amplifier is adjusted such that the projection of the voltage signal is always effected to the input voltage range of the A/D converter and that the required accuracy for the detection of the $-\Delta U$ is obtained. As was mentioned before, additionally connectable resistors serve for adjusting the accumulator voltage ranges. The number of the resistors and switches depends on the number of ranges required for covering the entire voltage range from the minimum to the maximum number of accumulators and for guaranteeing the corresponding sensitivity of the $-\Delta U$ detection. The narrower the individual ranges are defined, the more sensitive becomes the $-\Delta U$ evaluation. However, the interference sensibility increases as well.

[0045] The following exemplary calculation explains the above-mentioned method of the range classification for the gain by means of a maximum number of 15 accumulator cells. As further marginal conditions for the exemplary calculation it will be assumed in the following, that the voltage of a fully charged accumulator cell is 1.6 V and that an 8 bit A/D converter with an input voltage range of 0 V to 5 V is used. Moreover, the microcontroller takes into account only changes of at least 2 LSB in the $-\Delta U$ evaluation, so as to have a large enough signal-to-interference ratio when evaluating the digital A/D signal. This corresponds to a change of the input voltage of the 8 bit A/D converter of 39.2 mV and may be described as in equation (1).

$$Res_{A/D} = \frac{(5 - 0.85) \text{ V}}{(256 - 44) \text{ Digit}} \cdot 2 \text{ Digit} = 39.2 \text{ mV} \quad (1)$$

[0046] The accuracy required in the $-\Delta U$ evaluation amounts to 0.3%. The input voltage range of the 8 bit A/D

converter of 0 V to 5 V will in the following exemplary calculation only be modulated in the voltage range of 0.85 V-5 V ($U_{A/Din,min}$ or $U_{A/Din,max}$).

[0047] For guaranteeing a continuous transition between two ranges, the ranges are defined such that they overlap in the exemplary calculation by a predetermined percentage of 15%. Any other optional overlapping ranges are possible, however,

[0048] The transfer function for each interval n is calculated from the solution of the following equations:

$$U_{A/Din,max}=U_{n1} \cdot a+b \quad (2)$$

$$(U_{A/Din,max}-Res_{A/D})=U_{n2} \cdot a+b \quad (3)$$

$$\Delta U_n=U_{n1}-U_{n2}, n=1,2,3, \dots \quad (4)$$

[0049]

$$\Delta_{max} = \frac{\Delta U_n}{U_{n1}} \quad \Delta_{min} = \frac{\Delta U_n}{U_{n3}} \quad (5)$$

[0050] wherein U_{n1} constitutes the upper and U_{n3} the lower range limit of the interval n.

[0051] The general formula of the transfer function reads:

$$U_{A/Din}(U_{Akk})=U_{Akk} \cdot a_n+b_n \quad (6)$$

[0052] wherein U_{Akk} designates the accumulator or charging voltage 205, a_n the gain and b_n the offset voltage or also the axial portion of the transfer function $U_{A/Din}(U_{Akk})$. $U_{A/Din}(U_{Akk})$ corresponds to the voltage signal 206.

[0053] The gain a_n can also be described as the quotient from the accumulator or charging voltage difference and input voltage range of the A/D converter in an interval n:

$$a_n = \frac{\Delta U_{Akk}}{\Delta U_{A/Din}} = \frac{Res_{A/D}}{\Delta U_n} \quad (7)$$

[0054] As initial value for the calculation of the ranges the highest accumulator voltage has to be selected. Accordingly, a voltage of 24 V for U_{n1} is to be applied given 15 accumulator cells. Equation (4) represents the relation between the voltages U_{n1} and U_{n2} , whereby a Δ_{max} having a value of 0.3% is to be obtained.

[0055] The lower limit of the interval can be calculated with the detected transfer function of $U_{A/Din,min}$. In this example, a first interval of 16.3 V to 24.0 V results therefrom, in which a maximum relative resolution of 0.3% voltage changes Δ_{max} can reliably be detected.

[0056] FIG. 8 shows a table with a survey of five gain ranges (interval 1-5), the characteristic quantities thereof and the calculated results for the preferred embodiment of the present invention according to FIG. 3.

[0057] As can be seen from the table, the reliably detectable voltage change (2 LSB) per accumulator cell even is under the demanded value of 5 mV per cell. Thus, this simple embodiment according to the present invention constitutes a clear improvement over existing solutions, especially since the circuit has a compact configuration.

[0058] The initial value for the next range results from the lower interval limit ΔU_{n3} of the preceding interval plus the predefined range overlapping of 15%. The calculation of the second interval takes place analogously to the calculation of the first interval. The calculation of the further intervals is continued until the minimum accumulator voltage is obtained.

[0059] FIG. 4 shows, by way of a summary, the gradient of the reverse function of all transfer functions of the example. It can be recognized that the gradient $1/a$ of the straight line is reduced towards lower accumulator voltages, i.e. the gain of the operation amplifier circuit increases.

[0060] The control of the switches for setting the gain in the most different ranges is performed by the microcontroller by means of its programming. The microcontroller, therefore, has to be provided with at least as many output terminals as switches are required. As was already mentioned, the switches themselves can be realized preferably as bipolar transistor or FET. In this case, the resistors R5 to R8 are switched indirectly, i.e. by means of the external switches S1 to S4. Alternatively, the resistors R5 to R8 can be switched directly by using the control output terminals of the microcontroller, provided that open collector output terminals or similar control output terminals are integrated in the microcontroller.

[0061] For being able to determine the corresponding gain range in response to the number of accumulators to be charged, the microcontroller selects preferably the smallest gain and then detects the quantity of the current charging or accumulator voltage. On the basis of this value the microcontroller then selects the corresponding gain range. Hence, an A/D converter in the preferred embodiment is sufficient to automatically set the gain ranges.

[0062] A particularly preferred embodiment of the present invention is formed by an operation amplifier circuit including pulse width modulation (PWM), as is illustrated as a block diagram in FIG. 5.

[0063] Like in the embodiment already illustrated in FIG. 3 here, too, the charging voltage 205 of the accumulator cells is sensed via the input terminal of the voltage converter, is divided by resistors R1 and R2 and is switched to the non-inverting input terminal of an operation amplifier 501. The inverting input terminal of the operation amplifier is, on one hand, connected with a positive voltage potential V_2 by a resistor R3, on the other hand, with an earth potential by a resistor R5 and a switch S1 and, thirdly, with the output terminal 506 of the operation amplifier by a resistor R4. A capacity C1 is connected parallel to the resistor R4. A lowpass consisting of a resistor R6 and a capacity C2 is connected between the output terminal 506 of the operation amplifier and the output terminal of the voltage conversion circuit.

[0064] The switch S1 is connected with a control output terminal 207 of the microcontroller and is preferably realized by a bipolar transistor or FET. The switch S1 can also be realized by a conventional switch or an open collector output terminal of the microcontroller, provided that open collector output terminals or similar control output terminals are integrated in the microcontroller. In this case, the circuit is limited to a minimum of components, and the microcontroller only requires one single output terminal for controlling the gain.

[0065] Analogously to the other embodiments, the voltage supplies V_1 and V_2 as well as the operation amplifier are provided on the same earth potential.

[0066] The operating mode of this particularly preferred embodiment is in analogy to the previously described embodiment, with the difference that the gain of the operation amplifier is now set to be variable by a pulse width modulation controlled by switch S1.

[0067] There are two states in the static case: Switch S1 is closed or switch S1 is open. A closed switch S1 results in the maximum gain (cf. equation 7). In comparison with the multistage operation amplifier circuit described above, this corresponds to the case where all switches are closed. An open switch S1 results in the minimum gain, equal to interval 1 of the above-described embodiment. All intermediate values are obtained by the proportional activation, i.e. by a corresponding relation of the respective times for which the switch S1 is opened or closed. Thus, in response to the selection of this relation of the activation period to the activation and deactivation period (duty cycle), optional gains can be set.

[0068] This particularly preferred embodiment of the present invention is characterized not only by its compactness and, thus, inexpensive production, but also by a continuous adjustment of the signal of the accumulator charging voltage to the input range of the A/D converter.

[0069] The PWM method can also be applied to the example of the five gain ranges illustrated in FIG. 8, if a corresponding, constant duty cycle is chosen for each interval. FIG. 9 shows a table including a survey on the results for an analog calculation of five gain ranges (interval 1-5), the characteristic quantities thereof and the calculated results.

[0070] The results in FIG. 9 show that this particularly preferred embodiment also fulfils the accuracy of the aforementioned embodiment shown in FIG. 3.

[0071] For setting the optimum duty cycle and, thus, the gain, two different methods are preferably employed. On one hand, a measurement of the voltage situation of the accumulator can be effected by means of the microcontroller. The duty cycle is then set on the basis of this result. On the other hand, the output voltage 206 on the voltage converter can be adjusted by step-wise increasing the duty cycle such that a voltage of $U_{A/Din,min}$ is adjusted (see above).

[0072] The duty cycle is then preferably kept constant until the output voltage of the voltage converter during the charging process of the accumulators approaches the value $U_{A/Din,min}$ and the gain has to be adjusted to the following interval. This method approximately corresponds to the above-described step-wise method.

[0073] Since a plurality of intermediate values can be adjusted by means of the PWM method, it is possible to provide a very exact adjustment of the duty cycle and, thus, of the gain. Said plurality of intermediate values corresponds to a plurality of gain ranges, and is limited only by the accuracy of the microcontroller during the control of the duty cycle. Thus, during the PWM method, the gain is controlled such that the output voltage of the voltage con-

verter always lies within that input range of the A/D converter, that is the optimal one under the aspect of the charging technique.

[0074] FIG. 10 shows a flow chart for controlling the pulse width modulation (PWM) of the particularly preferred embodiment of the present invention according to FIG. 5. PWMduty, MaxValue and MinValue thereby designate the current, the maximum and the minimum duty cycle of the PWM. AmpVoltage designates the output voltage of the voltage converter, MaxVoltage designates the maximum input voltage of the A/D converter $U_{A/Din,max}$ and MinVoltage the minimum input voltage of the A/D converter $U_{A/Din,min}$.

[0075] The course of a control sequence for setting the duty cycle of the PWM starts with the inquiry for the current duty cycle, the current output voltage and a comparison (step 1010) of both values with the respective minimum values. In correspondence with the evaluation result, the course is continued or stopped (step 1090). During the course of the control sequence the duty cycle of the PWM control is, according to the requirements, either increased (step 1080), reduced (step 1050) or maintained (direct jump to step 1090).

[0076] The units for setting the duty cycle are thereby preferably changed in correspondence with the resolution of the control unit by 1 bit respectively. In an alternative embodiment of the control sequence the duty cycle is increased or reduced by a variable quantity, depending on the extent of the deviation of the currently measured values from the respective minimum or maximum values. The course of the control sequence is thereby cyclically repeated so as to adjust the gain of the voltage converter continuously. The time for the repetition of the control sequence is thereby preferably variably adjusted to the optimum course of the charging process, or is, alternatively, constant.

[0077] The control sequence described can also be used for the purpose that the evaluation and control unit 203 adjusts—under the aspect of the charging technique—the most favorable gain when the charging device is activated or, respectively, at the beginning of the charging process. This function is called “autorange” function and allows a flexible adjustment of the gain to the respective requirements, such as the number or the charging state of the accumulators.

[0078] By means of the PWM method including a plurality of intermediate values for the adjustment of the gain the sensitivity of the $-\Delta U$ detection can substantially be increased, and an even more reliable charging of the accumulators can be achieved simultaneously with an even longer service life of the accumulators.

[0079] In the aforementioned embodiment according to FIG. 3 this requirement for a higher sensitivity would result in more intervals. If, for example, the maximum sensitivity of 0.3% ($-\Delta U$ of ≈ 5 mV) should be improved to 0.2% ($-\Delta U$ of ≈ 3 mV), the number of intervals is increased from 5 to 12. Given a larger number of ranges in the above-mentioned embodiment, with a resistor array and corresponding switches, this would increase the size of the resistor array and the number of the required switches. By adjusting the duty cycle in the PWM method step by step the accuracy of the $-\Delta U$ detection can, however, be increased without increasing the circuitry.

[0080] In the block diagram according to FIG. 5 all elements for the protective circuitry and the interference suppression have been omitted, so to not conceal the essential part of the present invention.

[0081] The above-described, particularly preferred embodiment of the present invention is varied, according to another embodiment, such that one or more of the resistors R1 to R5 are variably controlled by additional control output terminals of the microcontroller. Thus, the axial portion and the gradient of the transfer function (equation 6) of the gain is varied in a larger range, and the field of application of this particularly preferred embodiment is extended. This allows the construction of chargers which adjust their charging characteristics flexibly and "independently" to an optional number of accumulator cells or accumulator packages, and which have the required accuracy for controlling the charging process sufficiently exact.

[0082] While the invention has been described with respect to the physical embodiments constructed in accordance therewith, it will be apparent to those skilled in the art that various modifications, variations and improvements of the present invention may be made in the light of the above teachings and within in the purview of the appended claims without departing from the spirit and intended scope of the invention. In addition, those areas in which it is believed that those of ordinary skill in the art of familiar have not been described herein in order not to unnecessarily obscure the invention described herein. Accordingly, it is to be understood that the invention is not to be limited by the specific illustrative embodiments, but only by the scope of the appended claims.

1. Device for the detection of a charging voltage (205) of at least one rechargeable battery comprising:

- a voltage converter (202) for converting the charging voltage (205) of the at least one rechargeable battery (201) into a voltage signal (206),
- an analog/digital converter (203) for converting the voltage signal (206) of the voltage converter (202) into a digital signal, and
- an evaluation and control device (203) for evaluating the digital signal of the analog/digital converter (203) as well as for controlling the charging process of the at least one rechargeable battery (201) on the basis of the evaluation of the digital signal of the analog/digital converter (203),

wherein the voltage converter (202) comprises an amplifier circuit with a variable gain controlled by at least one control output terminal (207) of the evaluation and control device (203) such that the gain applied for the generation of the voltage signal (206) is adjusted to the input voltage range of the analog/digital converter (203) according to a transfer function.

2. Device for the detection of a charging voltage (205) according to claim 1, characterized in that the amplifier circuit is formed of an operation amplifier circuit.

3. Device for the detection of a charging voltage (205) according to claim 2, characterized in that the gain is controlled by resistors connected by the evaluation and control device (203).

4. Device for the detection of a charging voltage (205) according to claim 3, characterized in that the adjustment of

the voltage signal (206) of the voltage converter (202) to the input voltage range of the analog/digital converter (203) is divided into a number of ranges with a constant gain in response to the maximum number of accumulator cells (201) to be charged, the number of which is defined such that, given both a minimum and a maximum number of batteries (201) to be charged, the evaluation and control device (203) evaluates, with the aid of the analog/digital converter (203), the voltage changes of the voltage signal (206) of the voltage converter (202) with a predetermined accuracy so as to guarantee a defined evaluation accuracy over the entire charging voltage range.

5. Device for the detection of a charging voltage (205) according to claim 4, characterized in that the ranges for the adjustment of the voltage signal (206) of the voltage converter (202) to the input voltage range of the analog/digital converter (203) overlap so as to guarantee a continuous transition between two successive ranges.

6. Device for the detection of a charging voltage (205) according to claim 4, characterized in that the adjustment of the voltage signal (206) of the voltage converter (202) to the input voltage range of the analog/digital converter (203) takes place by the step-wise adjustment of the duty cycle of the pulse width modulation circuit such that the voltage signal (206) is projected in a certain input voltage range of the analog/digital converter (203), so that a defined evaluation accuracy is guaranteed.

7. Device for the detection of a charging voltage (205) according to claim 2, characterized in that the gain is controlled by means of pulse width modulation.

8. Device for the detection of a charging voltage (205) according to claim 7, characterized in that the adjustment of the voltage signal (206) of the voltage converter (202) to the input voltage range of the analog/digital converter (203) is divided into a number of ranges with a constant gain in response to the maximum number of accumulator cells (201) to be charged, the number of which is defined such that, given both a minimum and a maximum number of batteries (201) to be charged, the evaluation and control device (203) evaluates, with the aid of the analog/digital converter (203), the voltage changes of the voltage signal (206) of the voltage converter (202) with a predetermined accuracy so as to guarantee a defined evaluation accuracy over the entire charging voltage range.

9. Device for the detection of a charging voltage (205) according to claim 8, characterized in that the ranges for the adjustment of the voltage signal (206) of the voltage converter (202) to the input voltage range of the analog/digital converter (203) overlap so as to guarantee a continuous transition between two successive ranges.

10. Device for the detection of a charging voltage (205) according to claim 7, characterized in that the adjustment of the voltage signal (206) of the voltage converter (202) to the input voltage range of the analog/digital converter (203) takes place by the step-wise adjustment of the duty cycle of the pulse width modulation circuit such that the voltage signal (206) is projected in a certain input voltage range of the analog/digital converter (203), so that a defined evaluation accuracy is guaranteed.

11. Device for the detection of a charging voltage (205) according to claim 1, characterized in that the evaluation and control device (203) is formed of a microcontroller, a programmable microprocessor or an ASIC (Application Specific Integrated Circuit).

12. Device for the detection of a charging voltage (205) according to claim 1, characterized in that the analog/digital converter is integrated in the evaluation and control device (203).

13. Device for the detection of a charging voltage (205) according to claim 1, characterized in that the microcontroller (203) includes at least one control output terminal (207) by which the resistors or the pulse width modulation for the gain are connected directly or indirectly.

14. Device for the detection of a charging voltage (205) according to claim 1, characterized in that the analog/digital converter is an 8 bit analog/digital converter and the microcontroller is an 8 bit microcontroller.

15. Charger comprising a device for the detection of a charging voltage (205) according to claim 1.

16. Method of detecting a charging voltage (205) of at least one rechargeable battery (201), wherein

the charging voltage (205) of the at least one rechargeable battery (201) is converted by means of a voltage converter (202) into a voltage signal (206),

the voltage signal (206) of the voltage converter (202) is converted by means of an analog/digital converter (203) into a digital signal, and

an evaluation and control device (203) evaluates the digital signal of the analog/digital converter (203) for controlling the charging process of the at least one rechargeable battery (201) on the basis of the evaluation of the digital signal,

wherein the gain of the voltage converter (202) applied for the generation of the voltage signal (206) is variably amplified by an amplifier circuit so as to adjust the voltage signal (206) to the input voltage range of the analog/digital converter (203).

17. Method of detecting the charging voltage (205) according to claim 16, characterized in that the adjustment of the voltage signal (206) of the voltage converter (202) to the input voltage range of the analog/digital converter (203) is divided into a number of ranges with a constant gain in response to the maximum number of accumulator cells (201) to be charged, the number of which is defined such that, given both a minimum and a maximum number of batteries (201) to be charged, the evaluation and control device (203) evaluates, with the aid of the analog/digital converter (202), the voltage changes of the voltage signal (206) of the voltage converter (203) with a predetermined accuracy so as to guarantee a defined evaluation accuracy over the entire charging voltage range.

18. Method of detecting the charging voltage (205) according to claim 16, characterized in that the ranges for the adjustment of the voltage signal (206) of the voltage converter (202) to the input voltage range of the analog/digital converter (203) overlap so as to guarantee a continuous transition between two successive ranges.

* * * * *