

2005 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (ASMC)

Munich, Germany

April 11-12, 2005



IEEE Catalog Number:
ISBN

05CH37654
0-7803-8996-4

71.85

05

**Advanced Semiconductor
Manufacturing Conference and Workshop**



World Class Manufacturing

**2005
IEEE/SEMI®
Advanced
Semiconductor
Manufacturing
Conference
And Workshop**

"Advancing Semiconductor Manufacturing Excellence"

ASMC 2005 PROCEEDINGS

11– 12 April, 2005

Munich, Germany

The IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop is an annual forum that provides a venue for the presentation of methodologies, approaches and techniques required to achieve world-class semiconductor manufacturing. A key role this conference plays is in promoting interaction among semiconductor professionals at all levels. The goal and objective of the conference are to assist in making the participating companies more knowledgeable of semiconductor production methods, encourage open communication between participants, and develop the strategic relationship between users and suppliers needed to achieve manufacturing excellence and improve global competitiveness.

**Copyright © 2005 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854.

IEEE Catalog Number: 05CH37654
ISBN: 0-7803-8996-4

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
(732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

IEEE Catalog Number: 05CH37654
ISBN: 0-7803-8996-4
ISSN: 1078-8743

ASMC 2005 is made possible through the generous support of our sponsors.

Sponsors:



SEMI is a global industry association serving companies that develop and provide manufacturing technology, materials and services used to make semiconductors, flat panel displays (FPDs), micro-electromechanical systems (MEMS) and related microelectronics. SEMI maintains offices and hosts programs and activities in every major microelectronics and display manufacturing region around the world. SEMI exists to advance the growth and prosperity of its members and the industries it serves. SEMI does this by creating and delivering access to markets, customers, investors, suppliers, governments, market information and the global industry community. Through its programs and activities, SEMI promotes the development of the microelectronics and display industries, advanced the mutual business interests of its members and encourages fair competition and open markets.

SEMI maintains offices in Austin, Beijing, Brussels, Hsinchu, Moscow, San Jose, Seoul, Shanghai, Singapore, Tokyo and Washington, D.C. For more about SEMI, visit www.semi.org.



The Electron Devices Society (EDS) and the Components, Packaging, & Manufacturing Technology (CPMT) Society are two of the 38 technical societies within the Institute of Electrical and Electronics Engineers, which, in turn, is the largest professional engineering organization in the world with over 360,000 members. It is transnational, with conferences and chapters in most countries. EDS and CPMT also sponsor a number of other related conferences:

- VLSI Chip Packaging Workshop
- Semiconductor Thermal and Temperature Management (SEMI-THERM) Symposium
- International Electron Devices Meeting (IEDM)
- International Symposium on Semiconductor Manufacturing (ISSM)
- Intersociety Conference on Thermal Phenomena in Electronic Systems (I-THERM)
- Electronic Components & Technology Conference (ECTC)
- International Electronic Manufacturing Technology (IEMT) Symposium

Copies of past proceedings of some of these conferences are available for purchase. In addition, EDS and CPMTS publish the Transactions on Semiconductor Manufacturing, the archival journal in this field. We invite you to consider membership for one of the IEEE Societies and to participate with us in furthering advancements in these fields. If you already belong to another professional society, you can affiliate with EDS or CPMT at reduced fees.

Corporate Sponsors:



FSI International



Media Sponsors:

MICRO

SEMICONDUCTOR Manufacturing

2005 ASMC ORGANIZING COMMITTEE

Our special appreciation to the following people who together volunteered countless hours to the organization of the 2005 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop.

GENERAL Co-CHAIRS:

Thomas Carbone, Fairchild Semiconductor Corp.
Paul Werbaneth, Tegal Corporation

CONFERENCE Co-CHAIRS:

Ahmad Fathulla, Infineon Technologies
Thomas Piliszczyk, KLA-Tencor Corporation

Jean-Luc Baltzinger, Altis Semiconductor
Thomas Beeg, Infineon Technologies Dresden
Adolf Belka, Philips Semiconductor GmbH
Duane Boning, Massachusetts Institute of Technology
Mark Burns, KLA-Tencor Corporation
Philip Clark, FSI International
John Conway, Intel Corporation
Jim Cox, Hitachi High Technologies America, Inc.
Giorgio de Santi, STMicroelectronics
Chris Demetrius, Tec-MAR
Johann Domer, IPA Fraunhofer Institute
Russell Dover, KLA-Tencor Corporation
Eric T. Eisenbraun, University at Albany
Eric Englhardt, Applied Materials, Inc.
José Estabil, Siloet, Inc.
Pascal Etman, Eindhoven University of Technology
Patricia Gabella, SEMATECH
Sreedhar Gaddam, Texas Instruments Inc.
Pradeep Goel, Gotech Engineers
Nimal Govind, Intel Corporation
Mart Graef, Philips Semiconductors
Otto Graf, Infineon Technologies
David Gross, Advanced Micro Devices
Christopher Hess, PDF Solutions, Inc.
Karl Hirschmann, Rochester Institute of Technology
C. Bradford Hopper, Spotfire, Inc.
Dan Iversen, Texas Instruments Inc.
Tom Jefferson, Intel Corporation
Patrick Kelly, Infineon Technologies Richmond, LP
Greg Klusewitz, Fairchild Semiconductor Corporation
Patrice Koch, Novellus Systems, Inc.
Alfred Koenig, Applied Materials GmbH
Chris Konarski, IBM Microelectronics
Fred Lakhani, SEMATECH

Fourmun Lee, ASM America, Inc.
Steven Leibiger, Fairchild Semiconductor Corporation
Michael Linder, Corning GmbH / Corning International
Christopher Long, IBM Microelectronics
Daniel Maynard, IBM Microelectronics
Scott McClure, IBM Microelectronics
Mike McIntyre, Advanced Micro Devices
Winfried Meier, Nikon Precision Europe GmbH
Hanno Melzner, Infineon Technologies AG
William Miller, IBM Microelectronics
Kevin Nason, Fairchild Semiconductor
Charlie Pappis, Applied Materials, Inc.
Oliver D. Patterson, IBM Microelectronics
Robert Pearson, Rochester Institute of Technology
Jeff Proulx, DuPont Photomasks
Larry Pulvirent, Freescale Semiconductor
Dieter Rathei, D R YIELD Software & Solutions
Ron Remke, International SEMATECH
Ray Rerick, Fairchild Semiconductor
Michael Retersdorf, Advanced Micro Devices
Rodney Ridley, Fairchild Semiconductor
Theresa Roeder, University of California, Davis
Koos Rooda, Eindhoven University of Technology
Ken Rose, Rensselaer Polytechnic Institute
Walter Schoenleber, Applied Materials
Rajendra Singh, Clemson University
Stuart Spitzer, Spansion
Steve Swan, National Semiconductor Corporation
Wanda Tomlinson Gardner, IBM Microelectronics
Thuy Tran-Quinn, Philips Semiconductors
William Tyler, FSI International
Jacek Tyminski, Nikon Precision Inc.
Joost Waeterloos, Dow Chemical
Peter van der Meulen, BlueShift Technologies

TABLE OF CONTENTS

Sponsors and Committee

Session I -Advanced Processing I - sponsored by FSI International, Inc.

1.1a "Non-Damaging Chemical Photoresist Strip Process for Copper/Low-k Interconnects"	1
Phillip G. Clark and Kurt K. Christenson, FSI International, Inc.	
1.2a "Polishing of Bulk Micro-Machined Substrates by Fixed Abrasive Pads for Smoothing and Planarization of MEMS Structures"	5
Martin Kulawski, Hannu Luoto, Kimmo Henttinen, Tommi Suni, VTT Microelectronics; Frauke Weimar, 3M Deutschland; Jari Makinen, Okmetic Oy	
1.3a "Advanced Cryogenic Aerosol Cleaning: Application to Damage Free Cleaning Sensitive Structured Wafers"	11
Jeff Lauerhaas, James F. Weygand, Greg P. Thomes, FSI International, Inc.	
1.4a "Etch Chamber Condition-Based Process Control Model for Shallow Trench Isolation Trench Depth Control"	17
Sreedhar Gaddam and Martin W. Braun, Texas Instruments Inc.	
1.5a "New Optical Range Inspection and Improving Optical Response for Spectroscopic-based Endpoint Detection"	21
Giuseppe Fazio, Pietro Petruzza, Alessandro Spandra, STMicroelectronics	

Session 2 - Defect Inspection

2.1a "Adaptive Sampling Methodology for In-line Defect Inspection"	25
Ali Boussetta and Andrew J. Cross, KLA-Tencor Corporation	
2.2a "Impact of Back Side Defects on FEOL Processes and Yield"	32
Laura Pressley, Shirley Hardin, Kevin Harper, Brian Dunham, Dan Sutton Travis Kirsch, Mike Allen Buster Klingemann, Teresa Mathews, Laurence Kohler, Chris Lansford, Terri Couteau, Bryon Hance, John Darilek, Carolyn Cariss, Eric Apelgren, Spansion; Rhonda Stanley, Joyce Witowski, Lisa Cheung, KLA-Tencor Corporation	
2.3a "Effective Wafer Inspection Strategy for Memory Manufacturing Foundries with Inspiring HARI Results"	38
Luke Lin, Feng-Ming Kuo, Powerchip Semiconductor Manufacturing; Terry Chen, Applied Materials Inc.	
2.4a "Inline Automated Defect Classification: a Novel Approach to Defect Management"	43
David Pepper, Crolles 2 Alliance; Olivier Moreau and Guillaume Hennion, KLA-Tencor Corporation	
2.5a "Edge and Bevel Automated Defect Inspection for 300mm Production Wafers in Manufacturing"	49
Jaime Morillo, Thomas Houghton, Joseph M. Bauer, IBM Microelectronics; Randy Smith and Randy Shay, August Technology	

Session 3 - Lithography Challenges and Advances - sponsored by Nikon Precision Europe

3. 1a "Exposure Tool for Immersion Lithography"	53
Soichi Owa, Yuuki Ishii, Kenichi Shiraiishi, Nikon Corporation	
3.2a "Exploring the Capabilities of Immersion Lithography"	58
Chris Mack and Jeffrey Byers KLA-Tencor Corporation	
3.3a "Process-Window Sensitive Full-Chip Inspection for Design-to-Silicon Optimization in the Sub Wavelength Era"	64
MaryJane Brodsky, Scott Halle, Vickie Jophlin-Gut, Lars Liebmann, Don Samuels, IBM Microelectronics; Gary Crispo, Kourosh Nafisi, Vijay Ramani, Ingrid Peterson, KLA-Tencor Corporation	
3.4a "2004 -The Year of 90-nm: A Review of 90 nm Devices"	72
Dick James, Chipworks, Inc.	

Session 4 - Factory Automation and Integration I

4. 1a "Next Generation Manufacturing Execution System (MES) Enabling Fully Integrated Fab Automation in 300mm Technology Development and Manufacturing"	78
Chandra Mouli, Intel Corporation	
4.2a "Interface a Prototyping Experiences - Paving the Way to e-Manufacturing"	87
Harvey Wohlwend and Steve Fulton, ISMI	

4.3a "Single Wafer Management Systems and Bare Wafer Storage as Key to Increased Yield and Productivity"	91
Heinz Ritzmann, Tec-Sem AG	
4.4a "A Progressive Strategy to Achieving Automated Lot Processing"	96
Murali Krishna, Meena Baker, Ross Giddings, Chris Hunter, Intel Corporation	
Session 5 - Poster Session - sponsored by KLA-Tencor Corporation	
5.1a "An Advanced Methodology for the Reporting of Original Adders for Process Tool Defect Monitoring"	101
Timothy Zazado, Texas Instruments; Jeffrey R. Bottin, KLA-Tencor Corporation	
5.2a "The Case for a Near Real-Time Production Scheduling in a Highly Automated Semiconductor Manufacturing Environment"	108
Nirmal Govind, Bala Iyer, Intel Corporation	
5.3a "Chamber Cleaning Process Selection for the Installed-base CVD Tools"	114
Franco Blundo, Manfredi Alberghina, Marcello Frazzica, ST Microelectronics; Gary Loh, Michael Mocella, Dupont Electronic Gases	
5.4a "Comparison of Three Different Methods to Model the Semiconductor Manufacturing Yield"	119
Yoan Dupret, Erwan Perrin, Jean-Luc Grollier, Altis Semiconductor; Richard Kielbasa, Supeclec	
5.5a "E-beam Inspection of SOI Wafers for the Evaluation of Barrier Nitride RIE Etching"	125
Alexander Ache, Nicole Rowand, IBM Microelectronics; Kevin Wu, KLA-Tencor Corporation	
5.6a "Effects of Wafer Bow and Warpage on Performance of Electrostatic Chucks in High Volume Manufacturing"	128
Piotr Kurkowski, Sergei Drizlikh, Roger Sawyer, Heath Angis, Patrick Loisel, National Semiconductor Corporation	
5.7a "Embodiment of Compact and High Performance HVIC process"	131
C.K. Jeon, L. Kim, M. H. Kim, T. H. Kwon, J. J. Kim, Fairchild Semiconductor Corporation	
5.8a "EQ Integrated Process Trending with TFM Monitoring for Back End Equipment"	135
Thomas Rathgeber, Norbert Hauels, Infineon Technologies	
5.9a "Fault Detection in Reactive Ion Etching Systems Using One-Class Support Vector Machines"	140
Tomas Sarmiento, and Gary S. May, School of Electrical and Computer Engineering, Georgia Institute of Technology; Sang J. Hong, Myongji University	
5.10a "Improvement of Film Uniformity Stability of PECVD Silicon Nitride Deposition Process by Addition of Fluorine Removal to the Plasma Clean Sequence"	144
Allian Zhao, Joseph Bulger, Marc French, Leslie Green, William C. Harris, Timothy J. Hunt, Holly Lisy, William Marchesseault and Richard Shuman, Intel Corporation	
5.11a "Low-Yield Flier Wafer Analysis Strategies"	150
Brian Dunham, Travis D. Kirsch, Stuart Litwin, Michael Covert, Daniel Garcia, Alex Bierwag, Kendall Holt, Spansion	
5.12a "Moisture Effects on Purifier/Chemical Filter Materials"	155
Daniel Alvarez, Joseph Rotter, Troy Scoggins, Mykrolls Corporation	
5.13a "Reducing Defectivity in 90nm BEOL Metal CMP Using a Geometry-Based Segmented Inspection Strategy"	160
Andrew Stamper, IBM Microelectronics; Wee Teck Chia, KLA-Tencor Corporation	
5.14a "A Reticle Quality Management Strategy in Wafer Fabs Addressing Progressive Mask Defect Growth Problem at low k-1 Lithography"	167
Kaustuve Bhattacharyya, Mark Eickhoff, Michael Lang, KLA-Tencor Corporation; Mark Ma, Sylvia Pas, Texas Instruments, Inc.	
5.15a "Scanner Influences on Resolution Capabilities"	175
Holly Magoon, Nikon Precision Inc.	
5.16a "Silicon Carbide: Barriers to Manufacturable Devices"	180
Joseph Shovlin, Richard Woodin, Tony Witt, Gary Dolny and Praveen Shenoy, Fairchild Semiconductor Corporation	
5.17a "SPC Based In-line Reticle Monitoring on Product Wafers"	185
Karsten Mai, Infineon Technologies GmbH; Martin Tuckermann, KLA-Tencor GmbH	
5.18a "Thoughts on an Automation Concept for Complex Production Process within a Learning Organization"	190
Gerhard Luhn, Walter Reithofer, Hans-Joachim Schmidt, Martin Peiter, Infineon Technologies Dresden; Frank Boelstler, IPA Stuttgart; Thomas Lang, Systema Dresden	

5.19a "Ultra Short Pulse Laser Meeting the Requirements for High Speed and High Quality Dicing of Low-K Wafers"	195
Jan Sillanpaa, Jarno Kangastupa, Arto Salokative, Harry Asonem, Corelase	
5.20a "Using TCAD for Fast Analysis of Misprocessed Wafers and Yield Excursions"	198
Rainer Minixhofer, austriamicrosystems AG and Dieter Rathel, D R YIELD Software & Solutions	
Session 6 - Advanced Processing	
6.1a "A Novel High Speed and High Voltage Complimentary Bipolar Process Using 1st Base-Poly Silicon Collector and SO1 Technique" ...	201
J. H. Kim, S. H. Lee, H. J. Park, M.H. Choi, Dale Wedel, J. J. Kim, Fairchild Korea Semiconductor	
6.2a "Integration of Nickel Silicide: Minimizing Defect Generation During Formation"	206
John Foggiano and Woo Sik Yoo, WaferMasters, Inc.	
6.3a "Critical Challenges in Packaging MEMS Devices"	211
Robert Daweaux, Amkor Technology and Lakshmi Munukutla, Arizona State University	
6.4a "Use of Surface Sensitive Analysis Techniques for the Study of Silicide Processes in Power Transistors: Platinum Silicide Formation as an Example"	218
Daniel Kraft, Paul Ganitzer, Philipp Kohler-Redlich, Infineon Technologies Austria; Uwe Scheithauer, Siemens AG	
Session 7 - Improving Factory Performance	
7.1a "Stretching Factory Performance Beyond World Class, An Organizational Approach"	224
Scott Lantz, Intel Corporation	
7.2a "Operations and Product Development: Integrating Methodologies for Improved Product Success"	228
Thomas Carbone, Fairchild Semiconductor Corporation	
7.3a "Hybrid Manufacturing - Lower Cost Access to DSM Technology"	234
Brett Williams and Mark Nelson, AM1 Semiconductor, Inc.	
7.4a "Exploring New Design Architectures to Reach Time-to-Market Goals"	239
Aki Fujimori, Cadence Design Systems; Ketan Joshi, X Initiative	
Session 8: Advanced Yield Methodologies	
8.1a "Measurement and Reduction of Critical Area Using Voronoi Diagrams"	243
Daniel Maynard, IBM Microelectronics	
8.2a "Yield Enhancement Through Fast Statistical Scan Test Analysis for Digital Logic"	250
Hans Peter Erb, Christian Burmer, Andreas Leininger, Infineon Technologies	
8.3a "MOS Transistor Mismatch Modeling for High Voltage CMOS Processes"	256
Werner Posch, Gerhard Rappitsch, Georg Leonardelli, austriamicrosystems AG	
8.4a "Yield Management Practice by User Designable YMS"	261
Masayuki Inokuchi, JEOL System Technology Company	
Session 9: Factory Automation and Integration II	
9.1a "Enabling Remote Operations and Cycle Time Reduction Via Automated Lot-Equipment Assignments"	266
Bala Iyer, Joseph J. Concelman, Thomas Jefferson, Robert A. Madson, Jason M. Trujillo, Intel Corporation	
9.2a "Integration of Lot Dispatching and AMHS Control in a 300mm Wafer FAB"	270
Dong-Seok Sun, No-Sik Park, Young-Joong Lee, Young-Chul Jang, Chung-Sam Ahn, Samsung Electronics Inc. Ltd; Tae-Eog Lee, Korea Advanced Institute of Science and Technology	
9.3a "A Systems Approach to Evaluating the Impact of Technician Training"	275
Bob Simington, Intel Corporation	
9.4a "Lot Identification, Lot Location and Information Distribution Using Radio Frequency and Ultrasonic Signals"	280
Hanspeter Fischer, Infineon Technologies Austria; Ralf Schrodel, Infineon Technologies AG; Stefan Eisen, Markus Dierkes, Intellion AG	

2004 – The Year of 90-nm: A Review of 90 nm Devices

Dick James

Chipworks Inc.

3685 Richmond Road, Ottawa, Ontario, Canada K2H 5B7

(email: djames@chipworks.com)

Abstract

The year 2004 saw the introduction of the first 90-nm process node devices into the marketplace. This node is notable not only for the expected reduction in feature sizes, but also for the more general adoption of low-k dielectric layers, and the first use of nickel silicide and strained silicon.

Chipworks, as a supplier of competitive intelligence to the semiconductor and electronics industries, monitors the evolution of chip processes as they come into commercial production. Chipworks has obtained parts from leading edge manufacturers, and performed structural analyses to examine the features and manufacturing processes of the devices.

The paper shows how “90nm” has been interpreted by various vendors, details the physical transistor structures we have analyzed, and comments on the introduction of strain into CMOS processing.

INTRODUCTION – WHAT IS 90 NM?

We continually see parts labeled as “130 nm” or “90 nm”. To the uninitiated, this must seem to be some form of code, but it is actually just industry jargon for a process generation or ‘node’.

The 199□ NTRS (National Technology Roadmap for

Semiconductors) predicted a minimum feature size of 130 nm in 200□ with a 90 nm feature size in 2008. It is a reflection of the frenetic pace of process development that we are currently seeing feature sizes of less than 50 nm, and metal pitches ~230 nm.

Table 1 shows a comparison of the metal 1 half-pitch and minimum gate dimensions that we found in the samples analyzed by Chipworks. As can be seen, no manufacturer meets the actual ITRS numbers – Intel is closest in M1 dimensions, and Fujitsu the closest in gate length.

90-NM TRANSISTORS

Sony/Toshiba CXD9797GB from Sony PSX

Toshiba was the first off the mark in January, with the Sony PSX chip, which combined the Sony graphics synthesizer with their Emotion Engine™ on one die. The process used five layers of copper + one aluminium, two low-k layers at metal 2 and metal 3 (M2 and M3), and a □5 nm minimum gate.

Figure 1 shows a SEM image of NMOS transistors stained to show the source/drains. Figure 2 is a TEM image; the structure of the sidewall spacers can be seen. In essence, this seems to be a dimensional shrink from the previous generation.

Table I. Comparison of Published and Found Dimensions with ITRS 2003 Dimensions for the 90nm Node

	Metal 1 Half-Pitch (nm)		Minimum Gate Length (nm)	
	Published	Found	Published	Found
ITRS 2003 (MPU/ASIC)	107		37	
Sony/Toshiba	120	130	65	□5
Texas Instruments	165	165	52	□7
Intel	110	120	50	□5
IBM	158	135	□6	□5
UMC (Xilinx)	2□0	2□0	70	55
TSMC (Altera)	120	125	59	55
Fujitsu (Transmeta)	1□0	1□5	□0	□0
AMD	N/A	130	N/A	□9




Figure 1. SEM Cross-Section of NMOS Transistors in Sony PSX




Figure 2. TEM Cross-Section of Sony PSX Transistor




Figure 3. Transistor in TI DSP




Figure 4. TEM Electron Diffraction Image of TI Transistor Channel Region (Inset – Intel Prescott, $\langle 110 \rangle$ Channel Direction)

Texas Instruments TMX320C6416T 1 GHz DSP

The TI DSP is a 7-metal part, with low-k at M1 – M $\square$. The transistor again appears to be a shrink down to a $\square$ nm gate length, with a nitride liner on the side of the gate electrode. Figure 3 is a TEM image of the transistor cross-section.

The distinguishing feature of the TI process revealed itself in an electron diffraction image (Figure $\square$). This showed that the channel was oriented in the $\langle 100 \rangle$ direction, compared with the more normal $\langle 110 \rangle$ direction. This orientation gives higher PMOS mobility.

Intel Prescott

Intel first announced their 90-nm P1262 process in March 2002. Process details such as the use of strained silicon and nickel silicide were given later in the year and at the 2002 IEDM [1], and at IEDM 2003 Intel showed the different strain techniques for NMOS and PMOS transistors [2]. The Prescott die analysed by Chipworks had seven metal levels, with five low-k layers at M2 – M7.

An NMOS transistor is imaged in Figure 5. Localized tensile stress is applied to the channels of NMOS devices by a highly stressed nitride sealant layer, in undercut regions under the edges of the sidewall spacers. This increases electron mobility by $\sim 10\%$. The gate oxide thickness is ~ 1.3 nm.

The PMOS transistors (Figure 6) use epitaxial SiGe source/drains to create compressive stress – this improves hole mobility by as much as 50%. The substrate is etched out in the source/drain regions, and local epi-SiGe ($\sim 17\%$ Ge) is deposited into the cavities. Crystalline facets form raised source/drains, reducing the series resistance. The tensile stress from the nitride layer is counteracted by the compressive effect.

The strain has induced dislocations at the SiGe/Si interface. The SiGe was likely *in-situ* boron-doped, and also implanted with the polysilicon gate implant. The boron




Figure 5. NMOS Transistor in Intel Prescott




Figure 6. Intel PMOS Transistor

out-diffuses from the SiGe into the silicon to neutralize the potential leakage caused by the dislocations. Nickel silicide was chosen because it consumes less silicon and forms at a lower temperature, making it more compatible with the SiGe.

Figure 7 is a longitudinal section of a PMOS source/drain, clearly showing a stacking fault extending from the epitaxial interface to the silicide layer.

IBM PowerPC PC970FX

The IBM PowerPC is built on a 15 nm-thick SOI layer, with a 15 nm gate length with a 1.5 nm gate oxide thickness. The part has ten metal levels with a hybrid FSG/USG dielectric structure.

IBM had stated that the part would use strain technology, and press reports in the spring of 2000 speculated that the "Strained Silicon Directly on Insulator" (SSDOI) technique, which was announced at IEDM 2003 [3], would be used.

The device appears to use a stressed nitride layer to




Figure 7. Longitudinal Section of Intel PMOS Source/Drain




Figure 8. NMOS Transistor in IBM PPC970FX




Figure 9. PMOS Transistor in IBM PPC970FX

enhance the NMOS transistors. Figure 8 is a TEM image of a NMOS transistor, and it can be seen that the sidewall spacers are very slim, and it is only ~20 nm from the gate edge to the cobalt silicide of the source/drain. Comparison with a PMOS transistor (Figure 9) illustrates that the




Figure 10. Transistors in (a) Xilinx Spartan-3, (b) Altera Stratix-II, (c) Transmeta Efficcon-2

NMOS spacers have indeed been etched back in order to reduce series resistance, and place the stressed nitride layer closer to the gate edge. Electron diffraction studies on the SOI body confirmed $\langle 110 \rangle$ -channel orientation, and there was no indication of a SSDOI substrate. The IEDM SSDOI paper indicated that $\sim 1.5\%$ lattice distortion was required to give useful mobility enhancement.

It is interesting to note that at IEDM 2000, IBM and AMD presented a joint paper [1] on “dual stress liner” technology, which uses stressed nitride layers optimized to apply tensile stress to NMOS transistors, and compressive stress to PMOS devices.

This technique is to be integrated into 90-nm product in the first half of 2005. There was no mention of the use of SSDOI substrates.

UMC (Xilinx Spartan-3)

The Xilinx part was the first 90-nm part from a pure foundry analyzed by Chipworks. The transistor structure was very similar to the 130-nm node device, with the gate shrunk to 55 nm (Figure 10(a)). The gate length was smaller than the UMC-published value of 70 nm, but in other respects the part was manufactured using a more conservative process; FSG was used as the inter-metal dielectric, with seven copper + one aluminium metal levels (although UMC states that low-k dielectrics are available as an option).

There does not appear to be any use of strain to enhance mobility – the nitride layer is thinner than those used in strained devices, and there seems to be no structural changes to move the nitride contact zone closer to the gate edge. However, the gate edge/silicide distance is a respectably small ~ 50 nm.

TSMC (Altera Stratix™-II)

The other major foundry to launch a 90nm process in 2000 was TSMC. The product analyzed by Chipworks was the Altera Stratix™-II FPGA. This displayed a gate length of 55 nm, similar to UMC, although closer to the published 59

nm physical gate length of the Nexsys™ process. This is another ten-metal part (9 Cu + 1 Al), using low-k at M1 – M6.

The transistor structure (Figure 10(b)) is not a direct shrink from the 130nm node; it has been modified to change the sidewall spacer structure from the typical L-shaped spacer of previous process generations. Again, the nitride layer appears to be too thin to be used as a stress layer for mobility enhancement. Gate/silicide spacing is ~ 55 nm.

The other major feature of the TSMC 90-nm process is its evolution towards a second-generation low-k dielectric process – the trench and via etching are noticeably cleaner than at the 130-nm node, and the cap layer has changed to a SiCO (rather than SiCN) composition.

Fujitsu (Transmeta Efficcon-2)

Transmeta announced shipment of its Efficcon-2 in September, fabricated by Fujitsu at their Akiruno Advanced Technology Center. This part also seems to use a strained nitride layer. Figure 10(c) displays what is becoming a characteristically thick nitride sealant layer, which combined with the heavily etched sidewall spacers, leads us to conclude that nitride stress is being used.

Fujitsu had announced the use of nitride strain for the 65-nm node at VLSI 2003 and 2000 [5][6], and they seem to have used the technique in their nominal 90-nm process. Given that the gate length is an impressively small 35 nm, and the gate length for the 65-nm process is quoted at 35 nm, this part could be regarded as an interim step to 65-nm. (They also published a dual-stress process at IEDM '00 [7])

In addition, electron diffraction shows that the channels are oriented in the $\langle 100 \rangle$ direction, so Fujitsu is the first manufacturer to combine channel re-orientation and strain to optimise mobility.

The dielectric layers are also advanced, using Novellus Coral low-k (not SiLK!) with SiCO copper-cap and etch-stop layers at M1 – M5. It is an eight-metal part, again with a top aluminium layer.

AMD Athlon 64 Mobile

AMD continued their use of “double spacer” technology at the 90-nm node, with a gate shrink to ~50 nm. The NMOS device (Figure 11) consistently has dislocations under the inner spacer, presumably caused by the drain extension implant. These do not appear in the PMOS transistors (Figure 12), which likely have a different amorphisation implant to fix the drain extension.

There is no evidence of either nitride strain or substrate strain in this part; the nitride is relatively thick, and the double spacer places the contact zone further from the gate. The joint AMD/IBM “dual stress liner” paper [4] showed an Athlon fabricated with the technique, and announced production in 2005.

AMD have also evolved their interconnect structure for the 90-nm node, compared with the 130 nm; the metallisation (9 Cu + 1 Al) is now predominantly dual-damascene, although whilst the dielectric structure is still a hybrid low-k/FSG.

SUMMARY AND DISCUSSION

We have seen eight examples of 90-nm processes in this review, with transistor gate lengths ranging from 40 – 55 nm. Intel, IBM, and Fujitsu have introduced strain for mobility enhancement, and notably Intel has taken the extra steps of embedded SiGe strain for PMOS, and nickel silicide. Texas Instruments and Fujitsu have also used re-orientation of the substrates to improve mobility.

It appears that 90-nm is the node at which strained silicon is coming into production, although not by using epitaxially strained substrates. The strain method of choice has been localised uni-axial strain, as opposed to the bi-axial strain created by strained SiGe layers.

It is perhaps ironic that stress in silicon nitride layers, a problem in previous process generations, has now been harnessed to apply strain. So far, it has been used only to provide tensile stress to enhance NMOS performance (at least in the three examples we have shown), but the dual-stress approach announced by IBM/AMD and Fujitsu indicates that the layer can also be tuned to provide compressive stress to improve hole mobility for PMOS devices. This technique has the noteworthy convenience that it can be accomplished by process tuning, and involves no extra cost for either capital equipment or special substrates.

It remains to be seen if the embedded SiGe approach used by Intel will become the dominant method of applying compressive stress for PMOS. Texas Instruments has indicated that it will be using local SiGe strain and nickel silicide in its 65-nm process [8], so Intel will not be alone.

All in all, 2004 was an important year in CMOS process evolution, with significant developments in transistor engineering, and further improvement in low-k dielectric usage. We will see what 2005 brings!




Figure 11. NMOS Transistor in AMD Athlon




Figure 12. PMOS Transistor in AMD Athlon

ACKNOWLEDGEMENTS

I would like to thank Chipworks' laboratory staff and process analysts, and our contractors, who actually did all the hard work of analyzing these complex devices. They did a great job!

REFERENCES

- [1] S. Thompson, et al., *IEDM Tech. Digest*, pp. 61-64 (2002)
- [2] T. Ghani, et al., *IEDM Tech. Digest*, pp. 978-980, (2003)
- [3] K. Rim, et al., *IEDM Tech. Digest*, pp. 49-52, (2003)
- [4] H.S. Yang, et al., *IEDM Tech. Digest*, pp. 1075-1077, (2004)
- [5] K. Goto, et al., *Symp. VLSI Techn. Digest*, pp. 49-50, (2003)
- [6] S. Pidín, et al., *Symp. VLSI Tech. Digest*, pp. 54-55, (2004)
- [7] S. Pidín, et al., *IEDM Tech. Digest*, pp. 213-216, (2004)
- [8] P.R. Chidambaram, et al., *Symp. VLSI Tech. Digest*, pp. 48-49, (2004)

BIOGRAPHY

Dick James graduated in 1971 with a Masters degree in Microelectronics and Semiconductor Devices from the University of Southampton in England, after gaining a B.Sc in Applied Chemistry from the University of Salford. He has spent over 30 years working in the process development, design, manufacturing, packaging and reverse engineering of semiconductor devices. He joined the Chipworks team in March 1995 as Manager, Microstructural Characterization, and is currently Senior Technology Analyst.

He is a member of the Electrochemical Society, the Institute of Electrical and Electronics Engineers, and the Society for Information Display.