

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.,

and

APPLE INC.,

Petitioners

v.

MYW SEMITECH, LLC,

Patent Owner

Inter Partes Review Case No. IPR2026-00065

U.S. Patent No. 11,107,768

PETITIONERS' UPDATED EXHIBIT LIST

Petitioners submit this updated Appendix of Exhibits with newly-filed Exhibit 1138.

APPENDIX OF EXHIBITS

Exhibit 1001	U.S. Patent No. 11,107,768
Exhibit 1002	File History of the '768 Patent
Exhibit 1004	U.S. Patent No. 9,167,694 to Sundaram, et al.
Exhibit 1005	U.S. Patent Publication No. 2010/0290191 to Lin, et al.
Exhibit 1006	U.S. Patent Publication No. 2011/0215458 to Camacho, et al.
Exhibit 1007-1008	Intentionally left blank
Exhibit 1009	U.S. Patent No. 8,709,933 to Haba, et al.
Exhibit 1010	U.S. Patent No. 9,123,763 to Yu, et al.
Exhibit 1011	Intentionally left blank
Exhibit 1012	Andrea Chen, et al. <i>Semiconductor Packaging Materials Interaction and Reliability</i> , CRC Press, 2012
Exhibit 1013	Philip Garrou, et al., <i>RDL: an integral part of today's advanced packaging technologies</i> , Solid State Technology, May 2011
Exhibit 1014	U.S. Patent No. 8,780,576 to Haba, et al.
Exhibit 1015	U.S. Patent No. 7,902,648 to Lee
Exhibit 1016	U.S. Patent No. 7,964,961 to Lee, et al.
Exhibit 1017	U.S. Patent No. 7,241,641 to Savastiouk, et al.
Exhibit 1018	U.S. Patent Publication No. 2005/0110168 to Chuang
Exhibit 1019	U.S. Patent Publication No. 2011/0026232 to Lin, et al.
Exhibit 1020	U.S. Patent No. 5,086,558 to Grube, et al.
Exhibit 1021	U.S. Patent Publication No. 2011/0193219 to Lai, et al.
Exhibit 1022	U.S. Patent No. 6,818,545 to Lee, et al.
Exhibit 1023	U.S. Patent No. 6,974,659 to Su, et al.
Exhibit 1024	U.S. Patent Publication No. 1006/0175686 to Murata, et al.
Exhibit 1025	U.S. Patent Publication No. 2012/0098124 to Wu, et al.
Exhibit 1026	U.S. Patent No. 8,193,604 to Lin et al.
Exhibit 1027	U.S. Patent Publication No. 2004/0203224 to Halahan, et al.
Exhibit 1028	Philip Garrou, <i>Introduction to 3D Integration</i> , Handbook of 3D integration: Volumes 1 and 2, Technology and Application of 3D Integrated Circuits, 2012

Exhibit 1029	U.S. Patent Publication No. 2003/0068877 to Kinsman
Exhibit 1030	U.S. Patent Publication No. 2010/0246152 to Lin, et al.
Exhibit 1031	Yi Yang, et al, <i>CPU-Assisted GPGPU on Fused CPU-GPU Architectures</i> , IEEE Xplore
Exhibit 1032-1034	Intentionally left blank
Exhibit 1035	E.D. Blackshear, et al., <i>The evolution of build-up package technology and it design challenges</i> , International Business Machines Corporation, 2005
Exhibit 1036	Intentionally left blank
Exhibit 1037	U.S. Patent No. 7,374,969 to Cho, et al.
Exhibit 1038	Intentionally left blank
Exhibit 1039	Intentionally left blank
Exhibit 1040	U.S. Patent No. 6,619,538 to Test, et al.
Exhibit 1041	Intentionally left blank
Exhibit 1042	U.S. Patent No. 6,831,003 to Huang, et al.
Exhibit 1043	U.S. Patent Publication No. 2009/0226611 to Suzuki, et al.
Exhibit 1044	U.S. Patent No. 6,077,726 to Mistry, et al.
Exhibit 1045	U.S. Patent Publication No. 2010/0244245 to Pendse, et al.
Exhibit 1046	U.S. Patent Publication No. 2012/0206160 to Wu, et al.
Exhibit 1047	U.S. Patent Publication No. 2009/0174052 to Sogawa, et al.
Exhibit 1048	U.S. Patent Publication No. 2013/0100624 to Carpenter, et al.
Exhibit 1049	U.S. Patent No. 7,047,515 to Vitek, et al.
Exhibit 1050	U.S. Patent No. 8,116,097 to Love, et al.
Exhibit 1051	U.S. Patent Publication No. 2009/0237900 to Orguchi, et al.
Exhibit 1052	U.S. Patent Publication No. 2005/0002167 to Hsuan, et al.
Exhibit 1053	U.S. Patent Publication No. 2008/0067695 to Chow, et al.
Exhibit 1054	U.S. Patent No. 6,489,240 to Iacoponi, et al.
Exhibit 1055	U.S. Patent No. 6,578,178 to Mau
Exhibit 1056	U.S. Patent Publication No. 2012/0001190 to Okabe, et al.
Exhibit 1057	U.S. Patent No. 7,307,348 to Wood, et al.
Exhibit 1058	U.S. Patent No. 8,138,014 to Chi, et al.
Exhibit 1059	U.S. Patent No. 6,506,672 to Dagenais, et al.
Exhibit 1060	Intentionally left blank
Exhibit 1061	U.S. Patent Publication No. 2009/0261473 to Lee, et al.
Exhibit 1062	Intentionally left blank
Exhibit 1063	U.S. Patent No. 6,812,143 to Lane, et al.
Exhibit 1064	Intentionally left blank
Exhibit 1065	U.S. Patent Publication No. 2011/0147950 to Tsi, et al.

Exhibit 1066	U.S. Patent Publication No. 2009/0070727 to Solomon
Exhibit 1067	U.S. Patent Publication No. 2012/0098114 to Ishibashi
Exhibit 1068	U.S. Patent Publication No. 2011/0074028 to Pendse
Exhibit 1069-1070	Intentionally left blank
Exhibit 1071	U.S. Patent No. 7,649,368 to Eldridge, et al.
Exhibit 1072-1077	Intentionally left blank
Exhibit 1078	U.S. Patent Publication No. 2012/0139068 to Stacey
Exhibit 1079	Intentionally left blank
Exhibit 1080	U.S. Patent Publication No. 2012/0319251 to Yu, et al.
Exhibit 1081	U.S. Patent No. 7,838,759 to Alley, et al.
Exhibit 1082	U.S. Patent No. 6,982,874 to Smalc, et al.
Exhibit 1083	U.S. Patent Publication No. 2009/0166069 to Kinoshita
Exhibit 1084	U.S. Patent No. 7,759,782 to Haba, et al.
Exhibit 1085	U.S. Patent No. 6,946,727 to Ho, et al.
Exhibit 1086	U.S. Patent Publication No. 2003/0013298 to May
Exhibit 1087	U.S. Patent No. 5,834,945 to Akram, et al.
Exhibit 1088	U.S. Patent No. 6,611,046 to Yang
Exhibit 1089	U.S. Patent No. 7,638,254 to Hattori, et al.
Exhibit 1090	U.S. Patent Publication No. 2005/0156280 to Patel, et al.
Exhibit 1091	U.S. Patent Publication No. 2011/0215470 to Chen, et al.
Exhibit 1092	Moody Dreiza, et al., <i>High Density PoP (Package-on-Package) and Package Stacking Development</i> , Electronic Components and Technology Conference, 2007
Exhibit 1093	U.S. Patent No. 6,107,180 to Munroe, et al.
Exhibit 1094	U.S. Patent Publication No. 2011/0210283 to Ramirez, et al.
Exhibit 1095	U.S. Patent No. 6,542,502 to Dishongh, et al.
Exhibit 1096	U.S. Patent No. 6,344,401 to Lam.
Exhibit 1097	Richard K. Ulrich, et al., <i>Advanced Electronic Packaging</i> , IEEE Press Series on Microelectrical Systems, 2006
Exhibit 1098	Mulugeta Abteu, et al., <i>Lead-free Solders in Microelectronics</i> , Materials Science and Engineering, 2000
Exhibit 1099	Karl J. Puttlitz, et al., <i>Handbook of Lead-Free Solder Technology for Microelectronic Assemblies</i> , 2005
Exhibit 1100	U.S. Patent Publication No. 2013/0309832 to Cheng, et al.
Exhibit 1101	U.S. Patent Publication No. 2013/0151869 to Steinman, et al.

Exhibit 1102	Linely Gwennap, <i>Sandy Bridge Spans Generations: Intel Focuses on Graphics, Multimedia in New Processor Design</i> , Microprocessor, 2010
Exhibit 1103	Intentionally left blank
Exhibit 1104	U.S. Patent No. 6,710,447 to Nogami.
Exhibit 1105	U.S. Patent Publication No. 2011/0059305 to Kaneya, et al.
Exhibit 1106	U.S. Patent No. 7,057,896 to Matsuo, et al.
Exhibit 1107	U.S. Patent No. 7,777,333 to Bachman, et al.
Exhibit 1108	U.S. Patent No. 7,095,105 to Cherukuri, et al.
Exhibit 1109	U.S. Patent No. 7,423,347 to Chen, et al.
Exhibit 1110	U.S. Patent Publication No. 2008/0128891 to Ziglioli, et al.
Exhibit 1111	U.S. Patent Publication No. 2008/0042280 to Lin, et al.
Exhibit 1112	U.S. Patent No. 7,923,836 to Farooq, et al.
Exhibit 1113	U.S. Patent Publication No. 2005/0121711 to Pogge, et al.
Exhibit 1114	U.S. Patent Publication No. 2012/00313240 to Cheng, et al.
Exhibit 1115	U.S. Patent No. 7,262,444 to Fillion, et al.
Exhibit 1116	U.S. Patent Publication No. 2013/0037944 to Lee, et al.
Exhibit 1117-1125	Intentionally left blank
Exhibit 1126	U.S. Patent No. 8,592,988 to Lee, et al.
Exhibit 1127	Intentionally left blank
Exhibit 1128	U.S. Patent No. 6,528,179 to Jimarez, et al.
Exhibit 1129	U.S. Patent No. 6,468,413 to Fanti, et al.
Exhibit 1130	U.S. Patent No. 8,132,775 to Goldman.
Exhibit 1131	U.S. Patent Publication No. 2011/0186977 to Chi, et al.
Exhibit 1132	U.S. Patent No. 7,169,627 to Duh, et al.
Exhibit 1133	U.S. Patent No. 6,614,243 to Klehn, et al.
Exhibit 1134	U.S. Patent Publication No. 2009/0162622 to Van Veen, et al.
Exhibit 1135	U.S. Patent No. 6,570,259 to Alcoe, et al.
Exhibit 1136	U.S. Patent No. 7,741,567 to Beddingfield, et al.
Exhibit 1137	U.S. Patent No. 6,407,341 to Anstrom, et al.
Exhibit 1138	Email to Patent Owner's Counsel with Stipulation

ERISE IP, P.A.

BY: /s/ Jennifer C. Bailey
Jennifer C. Bailey, Reg. No. 52,583
jennifer.bailey@eriseip.com
7015 College Boulevard, Suite 700
Overland Park, Kansas 66211
(913) 777-5600 Telephone
(913) 777-5601 Facsimile

COUNSEL FOR PETITIONERS

**CERTIFICATE OF SERVICE ON PATENT OWNER
UNDER 37 C.F.R. § 42.105**

Pursuant to 37 C.F.R. § 42.6(e), the undersigned certifies that on January 8, 2026, the foregoing *Petitioner's Updated Exhibit List and Exhibit 1138* were served via electronic filing with the Board and via Electronic Mail on the following counsel of record for Patent Owner:

Donald L. Jackson (djackson@daignaultiyer.com)
Richard Juang (richard.juang@gmail.com)
Chandran B. Iyer (cbiyer@daignaultiyer.com)
Ronald M. Daignault (rdaignault@daignaultiyer.com)
Daignault Iyer, LLP (ehadi@daignaultiyer.com)
MYWSemitech@daignaultiyer.com

BY: /s/ Jennifer C. Bailey
Jennifer C. Bailey, Reg. No. 52,583

COUNSEL FOR PETITIONERS