

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

APPLE INC.,
Petitioner,

v.

WECREVENTION, INC.,
Patent Owner.

IPR2026-00243
Patent 12,154,652

PETITIONER'S UPDATED LIST OF EXHIBITS

LIST OF EXHIBITS

EX1001	U.S. Patent No. 12,154,652 to Yuan et al. (“the ’652 Patent”)
EX1002	Prosecution History of the ’652 Patent (“the Prosecution History”)
EX1003	Declaration and Curriculum Vitae of Dr. David Liu
EX1004	U.S. Patent Application Publication No. 2010/0290300 (“Takahashi”)
EX1005	U.S. Patent Application Publication No. 2012/0327726 (“Tsern”)
EX1006	U.S. Patent Application Publication No. 2010/0142247 (“Schuette”)
EX1007	U.S. Patent Application Publication No. 2012/0327062 (“Endo”)
EX1008	U.S. Patent Application Publication No. 2011/0063927 (“Dono”)
EX1009	U.S. Patent Application Publication No. 2012/0140578 (“Goto”)
EX1010	U.S. Patent No. 7,738,311 (“Youn”)
EX1011	Nakagome et al., “Review and future prospects of low-voltage RAM circuits,” IBM Journal of Research and Development, vol. 47, no. 5.6, p. 525-552 (2003)
EX1012	Keeth et al., <i>DRAM Circuit Design: Fundamental and High-Speed Topics</i> , IEEE Press (2008)

- EX1013 “Low Power Double Data Rate 3 (LPDDR3),” JESD209-3, JEDEC Solid State Technology Association (May 2012)
- EX1014 VESA Embedded DisplayPort Standard Version 1.3, Video Electronics Standards Association (2011)
- EX1015 Craig Wiley, “The New Generation Digital Display Interface for Embedded Applications,” DisplayPort Developer Conference (2010)
- EX1016 Prosecution History of U.S. Patent No. 10,998,017
- EX1017 Excerpts from Daintith et al., *A Dictionary of Computing, Sixth Edition*, Oxford University Press (2008)
- EX1018 Excerpts from Harry Newton, *Newton’s Telecom Dictionary, 24th Edition*, Flatiron Publishing (2008)
- EX1019 Excerpts from Downing et al., *Dictionary of Computer and Internet Terms, Tenth Edition*, Barron’s Educational Series, Inc. (2009)
- EX1020 Itoh, *VLSI Memory Chip Design*, Springer Series in Advanced Microelectronics, Springer-Verlag Berlin Heidelberg New York (2001)
- EX1021 Oct. 7, 2025 Complaint, *WeCrevention, Inc. v. Apple Inc.*, Civil Action No. 7:25-CV-458 (W.D. Tex)
- EX1022 Micron Electronics, Inc., “DDR3 SDRAM” (2006)
- EX1023 U.S. Patent No. 6,271,679
- EX1024 “DDR2 SDRAM Specification,” JESD79-2F, JEDEC Solid State Technology Association (November 2009)
- EX1025 U.S. Patent Application Publication No. 2010/0061165

EX1026	Jacob et al., <i>Memory Systems: Cache, DRAM, Disk</i> , Morgan Kaufmann Publishers (2008)
EX1027	RESERVED
EX1028	RESERVED
EX1029	Fairchild Semiconductor 74VCXH162244 datasheet (2005)
EX1030	Texas Instruments SN74AUP1G07 datasheet (2012)
EX1031	Wayne Wolf, <i>Modern VLSI Design: IP-Based Design, Fourth Edition</i> , Prentice Hall (2009)
EX1032	Barth et al., "A 45 nm SOI Embedded DRAM Macro for the POWER™ Processor 32 MByte On-Chip L3 Cache," in <i>IEEE Journal of Solid-State Circuits</i> , vol. 46, no. 1, pp. 64-75, Jan. 2011
EX1033	J. Barth, "eDRAM to the Rescue," SRC eDRAM (2009)
EX1034	U.S. Patent No. 7,626,883
EX1035	U.S. Patent No. 6,847,578
EX1036	U.S. Patent No. 8,901,009
EX1037	U.S. Patent No. 8,471,362
EX1038	U.S. Patent No. 7,829,410
EX1039	U.S. Patent No. 7,892,943
EX1040	U.S. Patent No. 8,148,763
EX1041	U.S. Patent No. 7,736,987
EX1042	RESERVED

- EX1043 The International Technology Roadmap for Semiconductors - Overall Roadmap Technology Characteristics (2003)
- EX1044 Lee et al., “Tiered-latency DRAM: A low latency and low cost DRAM architecture,” 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)
- EX1045 Harvard et al., “A scalable I/O architecture for wide I/O DRAM,” 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)
- EX1046 Prosecution History of U.S. Patent No. 11,894,098
- EX1047 “VESA Publishes Embedded DisplayPort Standard Version 1.5,” <https://www.prnewswire.com/news-releases/vesa-publishes-embedded-displayport-standard-version-1-5--301410053.html/> (accessed Dec. 24, 2025)
- EX1048 Gillingham, “Unleashing the Power of Embedded DRAM” (2005)
- EX1049 AP Memory, AD351216F-x 512Mb LPDDR3, “512Mb LPDDR3 Specification” (2022)
- EX1050 U.S. Patent Application Publication No. 2009/0080234
- EX1051 Combined Civil and Criminal Federal Court Management Statistics (Dec. 31, 2025) | United States Courts (uscourts.gov), available at: [fcms_na_distprofile1231.2025.pdf](#)
- EX1052 Stipulation Letter dated March 13, 2026

Respectfully submitted,

Date: March 13, 2026

/Hyun Jin In/

W. Karl Renner, Reg. No. 41,265
Gretchen DeVries, Reg. No. 72,505
Hyun Jin In, Reg. No. 70,014
Andrew B. Patrick, Reg. No. 63,471
Fish & Richardson P.C.
60 South Sixth Street, Suite 3200
Minneapolis, MN 55402
T: 202-783-5070
F: 877-769-7945

Counsel for Petitioner

CERTIFICATE OF SERVICE

Pursuant to 37 CFR § 42.6(e)(4), the undersigned certifies that on March 13, 2026, a complete and entire copy of this Petitioner's Updated List of Exhibits were provided by email to the Patent Owner by serving the correspondence address of record as follows:

FABRICANT LLP

Vincent J. Rubino, III, vrubino@fabricantllp.com

Clark Gordon, cgordon@fabricantllp.com

Alfred R. Fabricant, ffabricant@fabricantllp.com

PTAB@fabricantllp.com

/Crena Pacheco/

Crena Pacheco

Fish & Richardson P.C.

60 South Sixth Street, Suite 3200

Minneapolis, MN 55402

pacheco@fr.com