


Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode

Abstract

A method for making a semiconductor device is described. That method comprises forming a first dielectric layer on a substrate, then forming a trench within the first dielectric layer. After forming a second dielectric layer on the substrate, a first metal layer is formed within the trench on a first part of the second dielectric layer. A second metal layer is then formed on the first metal layer and on a second part of the second dielectric layer.

Images (6)



Classifications

■ H10D84/0177

Manufacturing their gate conductors the gate conductors having different materials or different implants

View 7 more classifications

Landscapes

Insulated Gate Type Field-Effect Transistor

Electrodes Of Semiconductors

Show more

US20050233527A1

United States

Download PDF Find Prior Art Similar

Inventor: Justin Brask, Jack Kavalieros, Mark Doczy, Uday Shah, Chris Barns, Matthew Metz, Suman Datta, Annalisa Cappellani, Robert Chau

Current Assignee : Intel Corp

Worldwide applications

2004 [US](#) 2005 [DE](#) [KR](#) [WO](#) [CN](#) [CN](#) [TW](#) 2006 [US](#) 2008 [US](#)

Application US10/828,958 events ⓘ

- 2004-04-20 Application filed by Individual
- 2004-04-20 Priority to US10/828,958
- 2005-10-20 Publication of US20050233527A1
- 2006-12-26 Publication of US7153784B2
- 2006-12-26 Application granted
- 2024-12-07 Adjusted expiration
- Status Expired - Lifetime
- Show all events ▾

Info: Patent citations (53), Cited by (92), Legal events, Similar documents, Priority and Related Applications

External links: [USPTO](#), [USPTO PatentCenter](#), [USPTO Assignment](#), [Espacenet](#), [Global Dossier](#), [Discuss](#)

Claims (20)

Hide Dependent ▾

1. A method for making a semiconductor device comprising:

forming a first dielectric layer on a substrate;

forming a trench within the first dielectric layer;

forming a second dielectric layer on the substrate, the second dielectric layer having a first part that is formed at the bottom of the trench and a second part;

forming a first metal layer on the first part of the second dielectric layer, the first metal layer covering the first part of the second dielectric layer but not covering the second part of the second dielectric layer; and

forming a second metal layer on the first metal layer and on the second part of the second dielectric layer, the second metal layer covering the first metal layer and covering the second part of the second dielectric layer.
2. The method of claim 1 wherein the second dielectric layer comprises a high-k gate dielectric layer.
3. The method of claim 2 wherein the high-k gate dielectric layer comprises a material that is selected from the group consisting of hafnium oxide, hafnium silicon oxide, lanthanum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
4. The method of claim 1 wherein the first metal layer comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide, and the second metal layer comprises a material that is selected from the group consisting of ruthenium, palladium, platinum, cobalt, nickel, and a conductive metal oxide.
5. The method of claim 1 wherein the first metal layer comprises a material that is selected from the group consisting of ruthenium, palladium, platinum, cobalt, nickel, and a conductive metal oxide and the second metal layer comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide.
6. The method of claim 1 wherein the first and second metal layers are each between about 25 and about 300 angstroms thick, the first metal layer has a workfunction that is between about 3.9 eV and about 4.2 eV, and the second metal layer has a workfunction that is between about 4.9 eV and about 5.2 eV.
7. The method of claim 1 wherein the first and second metal layers are each between about 25 and about 300 angstroms thick, the first metal layer has a workfunction that is between about 4.9 eV and about 5.2 eV, and the second metal layer has a workfunction that is between about 3.9 eV and about 4.2 eV.
8. The method of claim 1 further comprising forming a fill metal within the trench and on the second metal layer.

9. The method of claim 1 further comprising forming an underlayer metal on the second dielectric layer prior to forming the first metal layer.

10. The method of claim 1 further comprising forming the first metal layer on the first part of the second dielectric layer by forming a metal layer on both the first and second parts of the second dielectric layer, then removing the metal layer from the second part of the dielectric layer.

11. The method of claim 10 wherein the first metal layer is formed on the first part of the second dielectric layer by:

forming a metal layer on both the first and second parts of the second dielectric layer;

forming a spin on glass layer on the metal layer, a first part of the spin on glass layer covering the first part of the second dielectric layer and a second part of the spin on glass layer covering a second part of the second dielectric layer;

removing the second part of the spin on glass layer while retaining the first part of the spin on glass layer, exposing part of the metal layer;

removing the exposed part of the metal layer to generate the first metal layer that covers the first part of the second dielectric layer but does not cover the second part of the second dielectric layer; then removing the first part of the spin on glass layer.

12. A method for making a semiconductor device comprising:

forming a first dielectric layer on a substrate;

forming a trench within the first dielectric layer;

forming a high-k gate dielectric layer on the substrate, the high-k gate dielectric layer having a first part that is formed at the bottom of the trench and a second part;

forming a metal layer on both the first and second parts of the high-k gate dielectric layer;

forming a spin on glass layer on the metal layer, a first part of the spin on glass layer covering the first part of the high-k gate dielectric layer and a second part of the spin on glass layer covering a second part of the high-k gate dielectric layer;

removing the second part of the spin on glass layer while retaining the first part of the spin on glass layer, exposing part of the metal layer;

removing the exposed part of the metal layer to generate a first metal layer that covers the first part of the high-k gate dielectric layer but does not cover the second part of the high-k gate dielectric layer;

removing the first part of the spin on glass layer; and

forming a second metal layer on the first metal layer and on the second part of the high-k gate dielectric layer, the second metal layer covering the first metal layer and covering the second part of the high-k gate dielectric layer.

13. The method of claim 12 wherein the high-k gate dielectric layer comprises a material that is selected from the group consisting of hafnium oxide, hafnium silicon oxide, lanthanum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.

14. The method of claim 12 wherein the first and second metal layers are each between about 25 and about 300 angstroms thick, the first metal layer has a workfunction that is between about 3.9 eV and about 4.2 eV and comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide, and the second metal layer has a workfunction that is between about 4.9 eV and about 5.2 eV and comprises a material that is selected from the group consisting of ruthenium, palladium, platinum, cobalt, nickel, and a conductive metal oxide, and further comprising forming a fill metal within the trench and on the second metal layer.

15. The method of claim 12 wherein the first and second metal layers are each between about 25 and about 300 angstroms thick, the first metal layer has a workfunction that is between about 4.9 eV and about 5.2 eV and comprises a material that is selected from the group consisting of ruthenium, palladium, platinum, cobalt, nickel, and a conductive metal oxide and the second metal layer has a workfunction that is between about 3.9 eV and about 4.2 eV and comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide, and further comprising forming a fill metal within the trench and on the second metal layer.

16. A method for making a semiconductor device comprising:

forming a first dielectric layer on a substrate;

forming a trench within the first dielectric layer;

forming a high-k gate dielectric layer on the substrate, the high-k gate dielectric layer having a first part that is formed at the bottom of the trench and a second part, the high-k gate dielectric layer comprising a material that is selected from the group consisting of hafnium oxide, zirconium oxide, and aluminum oxide;

forming a metal layer on both the first and second parts of the high-k gate dielectric layer, the metal layer being between about 25 and about 300 angstroms thick;

forming a spin on glass layer on the metal layer, a first part of the spin on glass layer covering the first part of the high-k gate dielectric layer and a second part of the spin on glass layer covering a second part of the high-k gate dielectric layer;

removing the second part of the spin on glass layer while retaining the first part of the spin on glass layer, exposing part of the metal layer;

removing the exposed part of the metal layer to generate a first metal layer that covers the first part of the high-k gate dielectric layer but does not cover the second part of the high-k gate dielectric layer;

removing the first part of the spin on glass layer; and

forming a second metal layer on the first metal layer and on the second part of the high-k gate dielectric layer, the second metal layer being between about 25 and about 300 angstroms thick and covering the first metal layer and the second part of the high-k gate dielectric layer.

17. The method of claim 16 wherein the first metal layer has a workfunction that is between about 3.9 eV and about 4.2 eV and comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide, and the second metal layer has a workfunction that is between about 4.9 eV and about 5.2 eV and comprises a material that is selected from the group consisting of ruthenium, palladium, platinum, cobalt, nickel, and a conductive metal oxide.

18. The method of claim 16 wherein the first metal layer has a workfunction that is between about 4.9 eV and about 5.2 eV and comprises a material that is selected from the group consisting of ruthenium, palladium, platinum, cobalt, nickel, and a conductive metal oxide and the second metal layer has a workfunction that is between

about 3.9 eV and about 4.2 eV and comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide.

19. The method of claim 16 further comprising forming a fill metal within the trench and on the second metal layer.

20. The method of claim 19 wherein the fill metal comprises a material that is selected from the group consisting of tungsten, aluminum, titanium, and titanium nitride.

Description

FIELD OF THE INVENTION

[0001] The present invention relates to methods for making semiconductor devices, in particular, semiconductor devices that include metal gate electrodes.

BACKGROUND OF THE INVENTION

[0002] MOS field-effect transistors with very thin gate dielectrics made from silicon dioxide may experience unacceptable gate leakage currents. Forming the gate dielectric from certain high-k dielectric materials, instead of silicon dioxide, can reduce gate leakage. Because, however, such a dielectric may not be compatible with polysilicon, it may be desirable to use metal gate electrodes in devices that include high-k gate dielectrics.

[0003] When making a CMOS device that includes metal gate electrodes, a replacement gate process may be used to form gate electrodes from different metals. In that process, a first polysilicon layer, bracketed by a pair of spacers, is removed to create a trench between the spacers. The trench is filled with a first metal. A second polysilicon layer is then removed, and replaced with a second metal that differs from the first metal. Because this process requires multiple etch, deposition, and polish steps, high volume manufacturers of semiconductor devices may be reluctant to use it.

[0004] Rather than apply a replacement gate process to form a metal gate electrode on a high-k gate dielectric layer, a subtractive approach may be used. In such a process, a metal gate electrode is formed on a high-k gate dielectric layer by depositing a metal layer on the dielectric layer, masking the metal layer, and then removing the uncovered part of the metal layer and the underlying portion of the dielectric layer. Unfortunately, the exposed sidewalls of the resulting high-k gate dielectric layer render that layer susceptible to lateral oxidation, which may adversely affect its physical and electrical properties.

[0005] Accordingly, there is a need for an improved process for making a semiconductor device that includes a high-k gate dielectric layer and a metal gate electrode. There is a need for such a process that may be suitable for high volume manufacturing. The method of the present invention provides such a process.

BRIEF DESCRIPTION OF THE DRAWINGS

[0006] FIGS. 1 *a-1 f* represent cross-sections of structures that may be formed when carrying out an embodiment of the method of the present invention.

[0007] FIGS. 2 *a-2 f* represent cross-sections of structures that may be formed when carrying out the embodiment of FIGS. 1 *a-1 f* to generate a device that includes a P/N junction within a trench.

[0008] FIGS. 3 *a-3 b* represent cross-sections of structures that may be formed when carrying out a second embodiment of the method of the present invention.

[0009] FIGS. 4 *a-4 b* represent cross-sections of structures that may be formed when carrying out the embodiment of FIGS. 3 *a-3 b* to generate a device that includes a P/N junction within a trench.

[0010] Features shown in these figures are not intended to be drawn to scale.

DETAILED DESCRIPTION OF THE PRESENT INVENTION

[0011] A method for making a semiconductor device is described. That method comprises forming a first dielectric layer on a substrate, then forming a trench within the first dielectric layer. After forming a second dielectric layer on the substrate, a first metal layer is formed on a first part of the second dielectric layer, but not on a second part of the second dielectric layer. A second metal layer is then formed on the first metal layer and on the second part of the second dielectric layer.

[0012] In the following description, a number of details are set forth to provide a thorough understanding of the present invention. It will be apparent to those skilled in the art, however, that the invention may be practiced in many ways other than those expressly described here. The invention is thus not limited by the specific details disclosed below.

[0013] FIGS. 1 *a-1 f* illustrate structures that may be formed, when carrying out an embodiment of the method of the present invention. FIG. 1 *a* represents an intermediate structure that may be formed when making a CMOS device. That structure includes first part **101** and second part **102** of substrate **100**. Isolation region **103** separates first part **101** from second part **102**. First polysilicon layer **104** is formed on dielectric layer **105**, and second polysilicon layer **106** is formed on dielectric layer **107**. First polysilicon layer **104** is bracketed by a pair of sidewall spacers **108, 109**, and second polysilicon layer **106** is bracketed by a pair of sidewall spacers **110, 111**. Dielectric **112** lies next to the sidewall spacers.

[0014] Substrate **100** may comprise a bulk silicon or silicon-on-insulator substructure. Alternatively, substrate **100** may comprise other materials—which may or may not be combined with silicon—such as: germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, or gallium antimonide. Although a few examples of materials from which substrate **100** may be formed are described here, any material that may serve as a foundation upon which a semiconductor device may be built falls within the spirit and scope of the present invention.

[0015] Isolation region **103** may comprise silicon dioxide, or other materials that may separate the transistor's active regions. Dielectric layers **105, 107** may each comprise silicon dioxide, or other materials that may insulate the substrate from other substances. First and second polysilicon layers **104, 106** preferably are each between about 100 and about 2,000 angstroms thick, and more preferably between about 500 and about 1,600 angstroms thick. Those layers each may be undoped or doped with similar substances. Alternatively, one layer may be doped, while the other is not doped, or one layer may be doped n-type (e.g., with arsenic, phosphorus or another n-type material), while the other is doped p-type (e.g., with boron or another p-type material). Spacers **108, 109, 110, 111** preferably comprise silicon nitride, while dielectric **112** may comprise silicon dioxide, or a low-k material. Dielectric **112** may be doped with phosphorus, boron, or other elements, and may be formed using a high density plasma deposition process.

[0016] Conventional process steps, materials, and equipment may be used to generate the FIG. 1 *a* structure, as will be apparent to those skilled in the art. As shown, dielectric **112** may be polished back, e.g., via a conventional chemical mechanical polishing ("CMP") operation, to expose first and second polysilicon layers **104, 106**. Although not shown, the FIG. 1 *a* structure may include many other features (e.g., a silicon nitride etch stop layer, source and drain regions, and one or more buffer layers) that may be formed using conventional processes.

[0017] When source and drain regions are formed using conventional ion implantation and anneal processes, it may be desirable to form a hard mask on polysilicon layers **104, 106**—and an etch stop layer on the hard mask—to protect layers **104, 106** when the source and drain regions are covered with a silicide. The hard mask may comprise silicon nitride, and the etch stop layer may comprise a material that will be removed at a substantially slower rate than silicon nitride will be removed when an appropriate etch process is applied. Such an etch stop layer may, for example, be made from silicon, an oxide (e.g., silicon dioxide or hafnium dioxide), or a carbide (e.g., silicon carbide).

[0018] Such an etch stop layer and silicon nitride hard mask may be polished from the surface of layers **104, 106**, when dielectric layer **112** is polished—as those layers will have served their purpose by that stage in the process. FIG. 1 *a* represents a structure in which any hard mask or etch stop layer, which may have been previously formed on layers **104, 106**, has already been removed from the surface of those layers. When ion implantation processes are used to form the source and drain regions, layers **104, 106** may be doped at the same time the source and drain regions are implanted. In such a process, first polysilicon layer **104** may be doped n-type, while second polysilicon layer **106** is doped p-type—or vice versa.

[0019] After forming the FIG. 1 *a* structure, first and second polysilicon layers **104, 106** are removed. In a preferred embodiment, those layers are removed by applying a wet etch process, or processes. Such a wet etch process may comprise exposing layers **104, 106** to an aqueous solution that comprises a source of hydroxide for a sufficient time at a sufficient temperature to remove substantially all of those layers. That source of hydroxide may comprise between about 2 and about 30 percent ammonium hydroxide or a tetraalkyl ammonium hydroxide, e.g., tetramethyl ammonium hydroxide ("TMAH"), by volume in deionized water.

[0020] An n-type polysilicon layer may be removed by exposing it to a solution, which is maintained at a temperature between about 15° C. and about 90° C. (and preferably below about 40° C.), that comprises between about 2 and about 30 percent ammonium hydroxide by volume in deionized water. During that exposure step, which preferably lasts at least one minute, it may be desirable to apply sonic energy at a frequency of between about 10 KHz and about 2,000 KHz, while dissipating at between about 1 and about 10 watts/cm². For example, an n-type polysilicon layer that is about 1,350 angstroms thick may be removed by

exposing it at about 25° C. for about 30 minutes to a solution that comprises about 15 percent ammonium hydroxide by volume in deionized water, while applying sonic energy at about 1,000 KHz—dissipating at about 5 watts/cm².

- [0021] As an alternative, an n-type polysilicon layer may be removed by exposing it for at least one minute to a solution, which is maintained at a temperature between about 60° C. and about 90° C., that comprises between about 20 and about 30 percent TMAH by volume in deionized water, while applying sonic energy. Substantially all of such an n-type polysilicon layer that is about 1,350 angstroms thick may be removed by exposing it at about 80° C. for about 2 minutes to a solution that comprises about 25 percent TMAH by volume in deionized water, while applying sonic energy at about 1,000 KHz—dissipating at about 5 watts/cm².
- [0022] A p-type polysilicon layer may also be removed by exposing it to a solution that comprises between about 20 and about 30 percent TMAH by volume in deionized water for a sufficient time at a sufficient temperature (e.g., between about 60° C. and about 90° C.), while applying sonic energy. Those skilled in the art will recognize that the particular wet etch process, or processes, that should be used to remove first and second polysilicon layers **104**, **106** will vary, depending upon whether none, one or both of those layers are doped, e.g., one layer is doped n-type and the other p-type.
- [0023] For example, if layer **104** is doped n-type and layer **106** is doped p-type, it may be desirable to first apply an ammonium hydroxide based wet etch process to remove the n-type layer followed by applying a TMAH based wet etch process to remove the p-type layer. Alternatively, it may be desirable to simultaneously remove layers **104**, **106** with an appropriate TMAH based wet etch process.
- [0024] After removing first and second polysilicon layers **104**, **106**, dielectric layers **105**, **107** are exposed. In this embodiment, layers **105**, **107** are removed. When dielectric layers **105**, **107** comprise silicon dioxide, they may be removed using an etch process that is selective for silicon dioxide. Such an etch process may comprise exposing layers **105**, **107** to a solution that includes about 1 percent HF in deionized water. The time layers **105**, **107** are exposed should be limited, as the etch process for removing those layers may also remove part of dielectric layer **112**. With that in mind, if a 1 percent HF based solution is used to remove layers **105**, **107**, the device preferably should be exposed to that solution for less than about 60 seconds, and more preferably for about 30 seconds or less. As shown in FIG. 1 b, removal of dielectric layers **105**, **107** leaves trenches **113**, **114** within dielectric layer **112** positioned between sidewall spacers **108**, **109**, and sidewall spacers **110**, **111** respectively.
- [0025] After removing dielectric layers **105**, **107**, dielectric layer **115** is formed on substrate **100**. Preferably, dielectric layer **115** comprises a high-k gate dielectric layer. Some of the materials that may be used to make such a high-k gate dielectric layer include: hafnium oxide, hafnium silicon oxide, lanthanum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. Particularly preferred are hafnium oxide, zirconium oxide, and aluminum oxide. Although a few examples of materials that may be used to form a high-k gate dielectric layer are described here, that layer may be made from other materials.
- [0026] High-k gate dielectric layer **115** may be formed on substrate **100** using a conventional deposition method, e.g., a conventional chemical vapor deposition ("CVD"), low pressure CVD, or physical vapor deposition ("PVD") process. Preferably, a conventional atomic layer CVD process is used. In such a process, a metal oxide precursor (e.g., a metal chloride) and steam may be fed at selected flow rates into a CVD reactor, which is then operated at a selected temperature and pressure to generate an atomically smooth interface between substrate **100** and high-k gate dielectric layer **115**. The CVD reactor should be operated long enough to form a layer with the desired thickness. In most applications, high-k gate dielectric layer **115** should be less than about 60 angstroms thick, and more preferably between about 5 angstroms and about 40 angstroms thick.
- [0027] As shown in FIG. 1 c, when an atomic layer CVD process is used to form high-k gate dielectric layer **115**, that layer will form on the sides of trenches **113**, **114** in addition to forming on the bottom of those trenches. If high-k gate dielectric layer **115** comprises an oxide, it may manifest oxygen vacancies at random surface sites and unacceptable impurity levels, depending upon the process used to make it. It may be desirable to remove impurities from layer **115**, and to oxidize it to generate a layer with a nearly idealized metal:oxygen stoichiometry, after layer **115** is deposited.
- [0028] To remove impurities from that layer and to increase that layer's oxygen content, a wet chemical treatment may be applied to high-k gate dielectric layer **115**. Such a wet chemical treatment may comprise exposing high-k gate dielectric layer **115** to a solution that comprises hydrogen peroxide at a sufficient temperature for a sufficient time to remove impurities from high-k gate dielectric layer **115** and to increase the oxygen content of high-k gate dielectric layer **115**. The appropriate time and temperature at which high-k gate dielectric layer **115** is exposed may depend upon the desired thickness and other properties for high-k gate dielectric layer **115**.
- [0029] When high-k gate dielectric layer **115** is exposed to a hydrogen peroxide based solution, an aqueous solution that contains between about 2% and about 30% hydrogen peroxide by volume may be used. That exposure step should take place at between about 15° C. and about 40° C. for at least about one minute. In a particularly preferred embodiment, high-k gate dielectric layer **115** is exposed to an aqueous solution that contains about 6.7% H₂O₂ by volume for about 10 minutes at a temperature of about 25° C. During that exposure step, it may be desirable to apply sonic energy at a frequency of between about 10 KHz and about 2,000 KHz, while dissipating at between about 1 and about 10 watts/cm². In a preferred embodiment, sonic energy may be applied at a frequency of about 1,000 KHz, while dissipating at about 5 watts/cm².
- [0030] Although not shown in FIG. 1 c, it may be desirable to form a capping layer, which is no more than about five monolayers thick, on high-k gate dielectric layer **115**. Such a capping layer may be formed by sputtering one to five monolayers of silicon, or another material, onto the surface of high-k gate dielectric layer **115**. The capping layer may then be oxidized, e.g., by using a plasma enhanced chemical vapor deposition process or a solution that contains an oxidizing agent, to form a capping dielectric oxide.
- [0031] Although in some embodiments it may be desirable to form a capping layer on high-k gate dielectric layer **115**, in the illustrated embodiment, metal layer **116** is formed directly on layer **115** to generate the FIG. 1 c structure. Metal layer **116** may comprise any conductive material from which a metal gate electrode may be derived, and may be formed on high-k gate dielectric layer **115** using well known PVD or CVD processes. Examples of n-type materials that may be used to form metal layer **116** include: hafnium, zirconium, titanium, tantalum, aluminum, and metal carbides that include these elements, i.e., titanium carbide, zirconium carbide, tantalum carbide, hafnium carbide and aluminum carbide. Examples of p-type metals that may be used include: ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, e.g., ruthenium oxide. Although a few examples of materials that may be used to form metal layer **116** are described here, that layer may be made from many other materials.
- [0032] Metal layer **116** should be thick enough to ensure that any material formed on it will not significantly impact its workfunction. Preferably, metal layer **116** is between about 25 angstroms and about 300 angstroms thick, and more preferably is between about 25 angstroms and about 200 angstroms thick. When metal layer **116** comprises an n-type material, layer **116** preferably has a workfunction that is between about 3.9 eV and about 4.2 eV. When metal layer **116** comprises a p-type material, layer **116** preferably has a workfunction that is between about 4.9 eV and about 5.2 eV.
- [0033] After forming metal layer **116** on high-k gate dielectric layer **115**, part of metal layer **116** is masked. The exposed part of metal layer **116** is then removed, followed by removing any masking material, to generate the structure of FIG. 1 d. In that structure, first metal layer **117** is formed on first part **118** of high-k gate dielectric layer **115**, such that first metal layer **117** covers first part **118** of high-k gate dielectric layer **115**, but does not cover second part **119** of high-k gate dielectric layer **115**. Although conventional techniques may be applied to mask part of metal layer **116**, then to remove the exposed part of that layer, it may be desirable to use a spin on glass ("SOG") material as the masking material, as described below.
- [0034] In this embodiment, second metal layer **120** is then deposited on first metal layer **117** and exposed second part **119** of high-k gate dielectric layer **115** generating the structure illustrated by FIG. 1 e. If first metal layer **117** comprises an n-type metal, e.g., one of the n-type metals identified above, then second metal layer **120** preferably comprises a p-type metal, e.g., one of the p-type metals identified above. Conversely, if first metal layer **117** comprises a p-type metal, then second metal layer **120** preferably comprises an n-type metal.
- [0035] Second metal layer **120** may be formed on high-k gate dielectric layer **115** and first metal layer **117** using a conventional PVD or CVD process, preferably is between about 25 angstroms and about 300 angstroms thick, and more preferably is between about 25 angstroms and about 200 angstroms thick. If second metal layer **120** comprises an n-type material, layer **120** preferably has a workfunction that is between about 3.9 eV and about 4.2 eV. If second metal layer **120** comprises a p-type material, layer **120** preferably has a workfunction that is between about 4.9 eV and about 5.2 eV.
- [0036] In this embodiment, after depositing second metal layer **120** on layers **117** and **115**, the remainder of trenches **113**, **114** is filled with a material that may be easily polished, e.g., tungsten, aluminum, titanium, or titanium nitride. Such a trench fill metal, e.g., metal **121**, may be deposited over the entire device using a conventional metal deposition process. That trench fill metal may then be polished back so that it fills only trenches **113**, **114**, as shown in 1 f.

- [0037] After removing trench fill metal **121**, except where it fills trenches **113**, **114**, a capping dielectric layer (not shown) may be deposited onto the resulting structure using any conventional deposition process. Process steps for completing the device that follow the deposition of such a capping dielectric layer, e.g., forming the device's contacts, metal interconnect, and passivation layer, are well known to those skilled in the art and will not be described here.
- [0038] FIGS. 2 *a-2 f* represent cross-sections of structures that may be formed when carrying out the embodiment of FIGS. 1 *a-1 f* to generate a device that includes a P/N junction. Such a device may, for example, comprise an SRAM, which may be used in process development work. FIGS. 2 *a-2 f* represent structures that are oriented perpendicular to the plane of the cross-sections represented in FIGS. 1 *a-1 f*. In this respect, FIGS. 2 *a-2 f* represent cross-sections that result when the device is rotated 90° from the position shown in FIGS. 1 *a-1 f*. FIGS. 2 *a-2 f* correspond to the structures built within trench **113**, as FIGS. 1 *a-1 f* illustrate.
- [0039] In this embodiment, FIG. 2 *a* shows polysilicon layers **104**, **122** that are formed on dielectric layer **105**, which is formed on substrate **100**. This structure may be generated using materials and process steps described above. Although this embodiment illustrates two polysilicon layers, which may be doped differently, in alternative embodiments a single polysilicon layer may be formed on dielectric layer **105**.
- [0040] After forming the FIG. 2 *a* structure, polysilicon layers **104**, **122** and dielectric layer **105** are removed, e.g., using process steps described above, to generate trench **113**—as FIG. 2 *b* illustrates. Trench **113** is then coated with high-k gate dielectric layer **115** and metal layer **116** to generate the FIG. 2 *c* structure. Because process steps and materials for forming those layers have been described previously, further recitation will not be presented here.
- [0041] Part of metal layer **116** is then masked, and the exposed part of that layer is then removed (followed by removing any masking material) to generate the structure of FIG. 2 *d*. In that structure, first metal layer **117** is formed on first part **118** of high-k gate dielectric layer **115**, such that first metal layer **117** covers first part **118** of high-k gate dielectric layer **115**, but does not cover second part **123** of high-k gate dielectric layer **115**.
- [0042] Second metal layer **120** is then formed on high-k gate dielectric layer **115** and first metal layer **117**, as FIG. 2 *e* illustrates. The remainder of trench **113** is then filled with a material (e.g., trench fill metal **121**) that may be easily polished. That trench fill metal is removed except where it fills trench **113**, as shown in 2 *f*. A conventional CMP operation may be used to polish back the trench fill metal. Process steps for completing the device are omitted, as they are well known to those skilled in the art.
- [0043] In the embodiment represented by FIGS. 2 *a-2 f*, a first metal layer is formed on a first part of the high-k gate dielectric layer, followed by forming a second metal layer on the first metal layer and on a second part of the high-k gate dielectric layer. The metal layers are of different conductivity type. If first metal layer **117** is n-type, then second metal layer **120** is p-type. If first metal layer **117** is p-type, then second metal layer **120** is n-type. In the resulting device, P/N junction **124** resides where first metal layer **117** meets second metal layer **120**.
- [0044] In devices with the FIG. 2 *f* structure, an adjacent trench (e.g., trench **114** of FIGS. 1 *a-1 f*—not shown in FIG. 2 *f*) may have a P/N junction with the reverse orientation. Within such an adjacent trench, second metal layer **120** may contact high-k gate dielectric layer **115** where first metal layer **117** contacts that dielectric layer in FIG. 2 *f*, while first metal layer **117** may contact high-k gate dielectric layer **115** where second metal layer **120** contacts that dielectric layer in FIG. 2 *f*.
- [0045] Although the embodiment of FIGS. 2 *a-2 f* illustrates a method for forming a structure with a P/N junction, other embodiments may form devices that do not include a P/N junction. For example, in other devices, the combination of first metal layer **117** and second metal layer **120**, shown in FIG. 1 *f*, may coat trench **113** along its entire width, while second metal layer **120**, shown in FIG. 1 *f*, coats trench **114** along its entire width. The method of the present invention is thus not limited to forming devices with P/N junctions.
- [0046] FIGS. 3 *a-3 b* represent cross-sections of structures that may be formed when carrying out a second embodiment of the method of the present invention. In this second embodiment, an SOG material is used to mask a metal layer prior to etching the metal layer. As shown in FIG. 3 *a*, SOG layer **125** may be formed on metal layer **116**. First part **126** of SOG layer **125** covers first part **118** of high-k gate dielectric layer **115**, while second part **127** of SOG layer **125** covers second part **119** of high-k gate dielectric layer **115**. Mask **128** (e.g., a patterned layer of photoresist) covers first part **126** of SOG layer **125**. SOG layer **125** may be deposited on metal layer **116**, and mask **128** may be generated, using conventional processes, as will be apparent to those skilled in the art.
- [0047] Second part **127** of SOG layer **125** is then removed, while first part **126** of SOG layer **125** is retained. A conventional SOG etch process may be used to remove second part **127**. That removal step exposes part **129** of metal layer **116**. Exposed part **129** of metal layer **116** is then removed, as FIG. 3 *b* illustrates. After removing exposed part **129**, mask **128** and first part **126** of SOG layer **125**, a structure like the one FIG. 1 *d* represents results. Conventional process steps may be used to remove exposed part **129**, mask **128**, and first part **126**.
- [0048] Applying an SOG material as the masking material in the method of the present invention may be beneficial for at least the following reasons. Such an SOG material may fill narrow trenches that other materials, e.g., photoresist, may not adequately fill. In addition, conventional etch processes for removing SOG materials may effectively remove such materials without removing a significant part of the underlying metal layer.
- [0049] FIGS. 4 *a-4 b* represent cross-sections of structures that may be formed when carrying out the embodiment of FIGS. 3 *a-3 b* to generate a device that includes a P/N junction. FIGS. 4 *a-4 b* have a similar orientation with respect to FIGS. 3 *a-3 b* that FIGS. 2 *a-2 f* have with respect to FIGS. 1 *a-1 f*. As shown in FIG. 4 *a*, SOG layer **125** may be formed on metal layer **116**. Mask **128** covers first part **126** of SOG layer **125**. Second part **130** of SOG layer **125** is removed, while first part **126** of SOG layer **125** is retained, exposing part **131** of metal layer **116**. Exposed part **131** is then removed, as FIG. 4 *b* illustrates. After removing exposed part **131** of metal layer **116**, mask **128**, and first part **126** of SOG layer **125**, a second metal layer—like second metal layer **120** of FIG. 2 *e*—may be deposited onto the remaining part of metal layer **116** and the adjacent exposed part of the high-k gate dielectric layer to generate a structure like the structure of FIG. 2 *e*. Although FIGS. 4 *a-4 b* illustrate an embodiment of the present invention in which an SOG masking layer is used to form a device with a P/N junction, this embodiment is not limited to forming devices with P/N junctions.
- [0050] Although not included in the embodiments described above, an underlayer metal may be formed on the high-k gate dielectric layer prior to forming the first metal layer. That underlayer metal may comprise any of the metals identified above, may be formed using any of the previously described process steps, and may have approximately the same thickness as the high-k gate dielectric layer. The underlayer metal may comprise a material that differs from those used to make the first and second metal layers, or may comprise a material like the material used to make either the first metal layer or the second metal layer.
- [0051] As illustrated above, the method of the present invention enables production of CMOS devices that include a high-k gate dielectric layer and metal gate electrodes with appropriate workfunctions for both NMOS and PMOS transistors. This method may be less burdensome to integrate into conventional semiconductor manufacturing processes, when compared to other types of replacement gate processes. Because this method forms the high-k gate dielectric layer within a trench, undesirable lateral oxidation of that layer may be eliminated, or at least significantly reduced. Although the embodiments described above provide examples of processes for forming CMOS devices with a high-k gate dielectric layer and metal gate electrodes, the present invention is not limited to these particular embodiments.
- [0052] Although the foregoing description has specified certain steps and materials that may be used in the present invention, those skilled in the art will appreciate that many modifications and substitutions may be made. Accordingly, all such modifications, alterations, substitutions and additions fall within the spirit and scope of the invention as defined by the appended claims.

Patent Citations (53)

Publication number	Priority date	Publication date	Assignee	Title
US6063698A *	1997-06-30	2000-05-16	Motorola, Inc.	Method for manufacturing a high dielectric constant gate oxide for use in semiconductor integrated circuits
US6184072B1 *	2000-05-17	2001-02-06	Motorola, Inc.	Process for forming a high-K gate dielectric
US6255698B1 *	1999-04-28	2001-07-03	Advanced Micro Devices, Inc.	Separately optimized gate structures for n-channel and p-channel transistors in an integrated circuit

US6365450B1 *	2001-03-15	2002-04-02	Advanced Micro Devices, Inc.	Fabrication of P-channel field effect transistor with minimized degradation of metal oxide gate
US20020058374A1 *	2000-11-16	2002-05-16	Tae-Kyun Kim	Method of forming dual-metal gates in semiconductor device
US6410376B1 *	2001-03-02	2002-06-25	Chartered Semiconductor Manufacturing Ltd.	Method to fabricate dual-metal CMOS transistors for sub-0.1 μm ULSI integration
US6420279B1 *	2001-06-28	2002-07-16	Sharp Laboratories Of America, Inc.	Methods of using atomic layer deposition to deposit a high dielectric constant material on a substrate
US6475874B2 *	2000-12-07	2002-11-05	Advanced Micro Devices, Inc.	Damascene NiSi metal gate high-k transistor
US6514828B2 *	2001-04-20	2003-02-04	Micron Technology, Inc.	Method of fabricating a highly reliable gate oxide
US6544906B2 *	2000-12-21	2003-04-08	Texas Instruments Incorporated	Annealing of high-k dielectric materials
US6617210B1 *	2002-05-31	2003-09-09	Intel Corporation	Method for making a semiconductor device having a high-k gate dielectric
US6617209B1 *	2002-02-22	2003-09-09	Intel Corporation	Method for making a semiconductor device having a high-k gate dielectric
US6620713B2 *	2002-01-02	2003-09-16	Intel Corporation	Interfacial layer for gate electrode and high-k dielectric layer and methods of fabrication
US20030201121A1 *	2002-04-25	2003-10-30	Pei-Ren Jeng	Method of solving the unlanded phenomenon of the via etch
US6642131B2 *	2001-06-21	2003-11-04	Matsushita Electric Industrial Co., Ltd.	Method of forming a silicon-containing metal-oxide gate dielectric by depositing a high dielectric constant film on a silicon substrate and diffusing silicon from the substrate into the high dielectric constant film
US6667246B2 *	2001-12-04	2003-12-23	Matsushita Electric Industrial Co., Ltd.	Wet-etching method and method for manufacturing semiconductor device
US6696327B1 *	2003-03-18	2004-02-24	Intel Corporation	Method for making a semiconductor device having a high-k gate dielectric
US6696345B2 *	2002-01-07	2004-02-24	Intel Corporation	Metal-gate electrode for CMOS transistor applications
US6794234B2 *	2002-01-30	2004-09-21	The Regents Of The University Of California	Dual work function CMOS gate technology based on metal interdiffusion
US6794281B2 *	2002-05-20	2004-09-21	Freescale Semiconductor, Inc.	Dual metal gate transistors for CMOS process
US6858483B2 *	2002-12-20	2005-02-22	Intel Corporation	Integrating n-type and p-type metal gate transistors
US20050101113A1 *	2003-11-06	2005-05-12	Brask Justin K.	Method for making a semiconductor device having a metal gate electrode
US20050101134A1 *	2003-11-06	2005-05-12	Brask Justin K.	Method for etching a thin metal layer
US6893927B1 *	2004-03-22	2005-05-17	Intel Corporation	Method for making a semiconductor device with a metal gate electrode
US20050136677A1 *	2003-12-18	2005-06-23	Brask Justin K.	Method for making a semiconductor device that includes a metal gate electrode
US20050148136A1 *	2003-12-29	2005-07-07	Brask Justin K.	Cmos device with metal and silicide gate electrodes and a method for making it
US20050148130A1 *	2003-12-29	2005-07-07	Doczy Mark L.	Method for making a semiconductor device that includes a metal gate electrode
US20050214987A1 *	2004-03-24	2005-09-29	Uday Shah	Replacement gate process for making a semiconductor device that includes a metal gate electrode
Family To Family Citations				
JPS5851412B2	1975-03-19	1983-11-16	株式会社日立製作所	Microfabrication method for semiconductor devices
US5690286A *	1995-09-27	1997-11-25	Beloit Technologies, Inc.	Refiner disc with localized surface roughness
US6261887B1	1997-08-28	2001-07-17	Texas Instruments Incorporated	Transistors with independently formed gate structures and method
US20020197790A1	1997-12-22	2002-12-26	Kizilyalli Isik C.	Method of making a compound, high-K, gate and capacitor insulator layer
US6291282B1	1999-02-26	2001-09-18	Texas Instruments Incorporated	Method of forming dual metal gate structures or CMOS devices
GB2358737A	1999-03-01	2001-08-01	Nec Corp	Methods for manufacturing a complimentary integrated circuit
JP4237332B2 *	1999-04-30	2009-03-11	株式会社東芝	Manufacturing method of semiconductor device
JP2001284466A	2000-03-29	2001-10-12	Matsushita Electric Ind Co Ltd	Semiconductor device and manufacturing method thereof
US6444512B1 *	2000-06-12	2002-09-03	Motorola, Inc.	Dual metal gate transistors for CMOS process
US6303418B1	2000-06-30	2001-10-16	Chartered Semiconductor Manufacturing Ltd.	Method of fabricating CMOS devices featuring dual gate structures and a high dielectric constant gate insulator layer
JP2002118175A	2000-10-05	2002-04-19	Toshiba Corp	Semiconductor device and manufacturing method thereof

KR100399356B1	2001-04-11	2003-09-26	삼성전자주식회사	Method of forming cmos type semiconductor device having dual gate
US6573193B2	2001-08-13	2003-06-03	Taiwan Semiconductor Manufacturing Co., Ltd	Ozone-enhanced oxidation for high-k dielectric semiconductor devices
US6797599B2	2001-08-31	2004-09-28	Texas Instruments Incorporated	Gate structure and method
US6855593B2 *	2002-07-11	2005-02-15	International Rectifier Corporation	Trench Schottky barrier diode
CN1476093A *	2002-08-15	2004-02-18	联华电子股份有限公司	Dual work function CMOS transistor and method of fabricating the same
US6689675B1	2002-10-31	2004-02-10	Intel Corporation	Method for making a semiconductor device having a high-k gate dielectric
US6856288B2 *	2003-04-28	2005-02-15	Bae Systems Information And Electronic Systems Integration Inc.	Ferrite loaded meander line loaded antenna
US7456476B2 *	2003-06-27	2008-11-25	Intel Corporation	Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US7044329B2 *	2003-07-21	2006-05-16	Simplehuamn Llc	Container for storing and dispensing bags
US7220635B2 *	2003-12-19	2007-05-22	Intel Corporation	Method for making a semiconductor device with a metal gate electrode that is formed on an annealed high-k gate dielectric layer
US7285829B2 *	2004-03-31	2007-10-23	Intel Corporation	Semiconductor device having a laterally modulated gate workfunction and method of fabrication
US7153784B2	2004-04-20	2006-12-26	Intel Corporation	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
FR2869512B1 *	2004-05-03	2006-12-01	Techpack Int Sa	PACKAGING OF COSMETIC PRODUCTS, TYPICALLY A CASE, WITH REAR CLOSURE
US20050250258A1 *	2004-05-04	2005-11-10	Metz Matthew V	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode

* Cited by examiner, † Cited by third party

Cited By (92)



Publication number	Priority date	Publication date	Assignee	Title
US20070040227A1 *	2004-04-30	2007-02-22	Suman Datta	Reducing gate dielectric material to form a metal gate electrode extension
US20070262451A1 *	2006-05-09	2007-11-15	Willy Rachmady	Recessed workfunction metal in CMOS transistor gates
US20080038924A1 *	2006-08-08	2008-02-14	Willy Rachmady	Highly-selective metal etchants
US20100140717A1 *	2006-12-28	2010-06-10	Lavoie Adrien R	Tunable gate electrode work function material for transistor applications
DE102009006802B3 *	2009-01-30	2010-06-17	Advanced Micro Devices, Inc., Sunnyvale	A method and semiconductor device with work function adjustment in a high ε gate electrode structure after transistor fabrication using lanthanum
US20100155846A1 *	2008-12-19	2010-06-24	Niloy Mukherjee	Metal-insulator-semiconductor tunneling contacts
JP2011035229A *	2009-08-04	2011-02-17	Fujitsu Semiconductor Ltd	Semiconductor device, and method of manufacturing the same
JP2012099517A *	2010-10-29	2012-05-24	Sony Corp	Semiconductor device and method of manufacturing the same
US20120329262A1 *	2011-06-22	2012-12-27	Samsung Electronics Co., Ltd.	Methods for manufacturing semiconductor devices using etch stop dielectric layers and related devices
US20140015064A1 *	2012-07-12	2014-01-16	Semiconductor Manufacturing International Corp.	Cmos devices and fabrication method
US9054178B2	2009-12-30	2015-06-09	Intel Corporation	Self-aligned contacts
US20170229458A1 *	2014-02-28	2017-08-10	International Business Machines Corporation	Third type of metal gate stack for cmos devices
US20180158821A1 *	2016-12-06	2018-06-07	Globalfoundries Inc.	Gate structures with low resistance
US20180331100A1 *	2013-06-24	2018-11-15	Samsung Electronics Co., Ltd.	Methods of fabricating semiconductor devices using mos transistors with nonuniform gate electrode structures
DE102020128427A1	2020-08-05	2022-02-10	Taiwan Semiconductor Manufacturing Co., Ltd.	Gate electrode deposition and structure formed thereby
DE112011106155B3	2011-12-28	2022-05-25	Intel Corporation	Integration of Dielectric Multigate Transistors in a Tri-Gate Process (FINFET)
Family To Family Citations				

US7153784B2	2004-04-20	2006-12-26	Intel Corporation	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
US7157378B2 *	2004-07-06	2007-01-02	Intel Corporation	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
US7390709B2	2004-09-08	2008-06-24	Intel Corporation	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
US8217435B2	2006-12-22	2012-07-10	Intel Corporation	Floating body memory cell having gates favoring different conductivity type regions
US20100013009A1 *	2007-12-14	2010-01-21	James Pan	Structure and Method for Forming Trench Gate Transistors with Low Gate Resistance
US8030163B2 *	2007-12-26	2011-10-04	Intel Corporation	Reducing external resistance of a multi-gate device using spacer processing techniques
US7763943B2 *	2007-12-26	2010-07-27	Intel Corporation	Reducing external resistance of a multi-gate device by incorporation of a partial metallic fin
JP5288789B2 *	2007-12-28	2013-09-11	株式会社東芝	Semiconductor device and manufacturing method thereof
US20090206404A1 *	2008-02-15	2009-08-20	Ravi Pillarisetty	Reducing external resistance of a multi-gate device by silicidation
US8264048B2 *	2008-02-15	2012-09-11	Intel Corporation	Multi-gate device having a T-shaped gate structure
US7838946B2 *	2008-03-28	2010-11-23	United Microelectronics Corp.	Method for fabricating semiconductor structure and structure of static random access memory
US8022487B2 *	2008-04-29	2011-09-20	Intel Corporation	Increasing body dopant uniformity in multi-gate transistor devices
US7880236B2 *	2008-07-28	2011-02-01	Advanced Micro Devices, Inc.	Semiconductor circuit including a long channel device and a short channel device
US8003507B2	2008-08-18	2011-08-23	Taiwan Semiconductor Manufacturing Company, Ltd.	Method of integrating high-K/metal gate in CMOS process flow
US8304349B2 *	2008-08-18	2012-11-06	Taiwan Semiconductor Manufacturing Company, Ltd.	Method to integrate gate etching as all-in-one process for high K metal gate
US8349680B2 *	2008-08-21	2013-01-08	Taiwan Semiconductor Manufacturing Company, Ltd.	High-k metal gate CMOS patterning method
US7776755B2 *	2008-09-05	2010-08-17	Taiwan Semiconductor Manufacturing Company, Ltd.	Solution for polymer and capping layer removing with wet dipping in HK metal gate etching process
US7927943B2	2008-09-12	2011-04-19	Taiwan Semiconductor Manufacturing Company, Ltd.	Method for tuning a work function of high-k metal gate devices
US8198685B2 *	2008-12-23	2012-06-12	Taiwan Semiconductor Manufacturing Co., Ltd.	Transistors with metal gate and methods for forming the same
US7915127B2 *	2009-07-27	2011-03-29	United Microelectronics Corp.	Manufacturing method of semiconductor device
US8202780B2 *	2009-07-31	2012-06-19	International Business Machines Corporation	Method for manufacturing a FinFET device comprising a mask to define a gate perimeter and another mask to define fin regions
KR101656443B1 *	2009-11-20	2016-09-22	삼성전자주식회사	Complementary metal oxide semiconductor device having metal gate stack structure
KR101634748B1	2009-12-08	2016-07-11	삼성전자주식회사	method for manufacturing MOS transistor and forming method of integrated circuit using the sime
US8779530B2 *	2009-12-21	2014-07-15	Taiwan Semiconductor Manufacturing Company, Ltd.	Metal gate structure of a field effect transistor
US8836035B2 *	2010-03-10	2014-09-16	Taiwan Semiconductor Manufacturing Company, Ltd.	Method and apparatus for reducing gate resistance
US8574990B2	2011-02-24	2013-11-05	United Microelectronics Corp.	Method of manufacturing semiconductor device having metal gate
US8211775B1	2011-03-09	2012-07-03	United Microelectronics Corp.	Method of making transistor having metal gate
US8519487B2	2011-03-21	2013-08-27	United Microelectronics Corp.	Semiconductor device
US8802524B2	2011-03-22	2014-08-12	United Microelectronics Corp.	Method of manufacturing semiconductor device having metal gates
CN102738083B *	2011-04-06	2016-05-25	联华电子股份有限公司	Method for manufacturing semiconductor element with metal gate
CN102760758A *	2011-04-26	2012-10-31	联华电子股份有限公司	Metal gate structure
US8704294B2	2011-06-13	2014-04-22	United Microelectronics Corp.	Semiconductor device having metal gate and manufacturing method thereof
US20120319198A1	2011-06-16	2012-12-20	Chin-Cheng Chien	Semiconductor device and fabrication method thereof
US8674452B2	2011-06-24	2014-03-18	United Microelectronics Corp.	Semiconductor device with lower metal layer thickness in PMOS region
US8486790B2	2011-07-18	2013-07-16	United Microelectronics Corp.	Manufacturing method for metal gate

US8569135B2 *	2011-07-20	2013-10-29	International Business Machines Corporation	Replacement gate electrode with planar work function material layers
US8580625B2	2011-07-22	2013-11-12	Tsuo-Wen Lu	Metal oxide semiconductor transistor and method of manufacturing the same
US8580641B2	2011-07-26	2013-11-12	Taiwan Semiconductor Manufacturing Company, Ltd.	Techniques providing high-k dielectric metal gate CMOS
US8872286B2	2011-08-22	2014-10-28	United Microelectronics Corp.	Metal gate structure and fabrication method thereof
US8477006B2	2011-08-30	2013-07-02	United Microelectronics Corp.	Resistor and manufacturing method thereof
US8765588B2	2011-09-28	2014-07-01	United Microelectronics Corp.	Semiconductor process
US9580776B2	2011-09-30	2017-02-28	Intel Corporation	Tungsten gates for non-planar transistors
WO2013048524A1	2011-10-01	2013-04-04	Intel Corporation	Source/drain contacts for non-planar transistors
US8753968B2 *	2011-10-24	2014-06-17	United Microelectronics Corp.	Metal gate process
US8658487B2	2011-11-17	2014-02-25	United Microelectronics Corp.	Semiconductor device and fabrication method thereof
US8709930B2	2011-11-25	2014-04-29	United Microelectronics Corp.	Semiconductor process
US8546212B2	2011-12-21	2013-10-01	United Microelectronics Corp.	Semiconductor device and fabricating method thereof
US20130187236A1 *	2012-01-20	2013-07-25	Globalfoundries Inc.	Methods of Forming Replacement Gate Structures for Semiconductor Devices
WO2013119223A1 *	2012-02-08	2013-08-15	Empire Technology Development Llc	Flexible, expandable, patterned electrode with non-conducting substrate
US8860135B2	2012-02-21	2014-10-14	United Microelectronics Corp.	Semiconductor structure having aluminum layer with high reflectivity
US9202698B2 *	2012-02-28	2015-12-01	International Business Machines Corporation	Replacement gate electrode with multi-thickness conductive metallic nitride layers
US8860181B2	2012-03-07	2014-10-14	United Microelectronics Corp.	Thin film resistor structure
WO2013138276A1 *	2012-03-12	2013-09-19	Advanced Technology Materials, Inc.	Methods for the selective removal of ashed spin-on glass
US8951855B2	2012-04-24	2015-02-10	United Microelectronics Corp.	Manufacturing method for semiconductor device having metal gate
US9991375B2	2012-05-30	2018-06-05	Taiwan Semiconductor Manufacturing Company, Ltd.	Metal gate electrode of a semiconductor device
US8836049B2	2012-06-13	2014-09-16	United Microelectronics Corp.	Semiconductor structure and process thereof
US9054172B2	2012-12-05	2015-06-09	United Microelectronics Corp.	Semiconductor structure having contact plug and method of making the same
US8735269B1	2013-01-15	2014-05-27	United Microelectronics Corp.	Method for forming semiconductor structure having TiN layer
US9129985B2	2013-03-05	2015-09-08	United Microelectronics Corp.	Semiconductor device having metal gate and manufacturing method thereof
US9508716B2 *	2013-03-14	2016-11-29	Taiwan Semiconductor Manufacturing Company, Ltd.	Methods of manufacturing a semiconductor device
US9023708B2	2013-04-19	2015-05-05	United Microelectronics Corp.	Method of forming semiconductor device
US9184254B2	2013-05-02	2015-11-10	United Microelectronics Corporation	Field-effect transistor and fabricating method thereof
US9159798B2	2013-05-03	2015-10-13	United Microelectronics Corp.	Replacement gate process and device manufactured using the same
US9196542B2	2013-05-22	2015-11-24	United Microelectronics Corp.	Method for manufacturing semiconductor devices
US8921947B1	2013-06-10	2014-12-30	United Microelectronics Corp.	Multi-metal gate semiconductor device having triple diameter metal opening
US9064814B2	2013-06-19	2015-06-23	United Microelectronics Corp.	Semiconductor structure having metal gate and manufacturing method thereof
CN104377168A *	2013-08-16	2015-02-25	中国科学院微电子研究所	Semiconductor device manufacturing method
US9384984B2	2013-09-03	2016-07-05	United Microelectronics Corp.	Semiconductor structure and method of forming the same
US9245972B2	2013-09-03	2016-01-26	United Microelectronics Corp.	Method for manufacturing semiconductor device
US20150069534A1	2013-09-11	2015-03-12	United Microelectronics Corp.	Semiconductor device and method for fabricating the same
US9196546B2	2013-09-13	2015-11-24	United Microelectronics Corp.	Metal gate transistor
US9281201B2	2013-09-18	2016-03-08	United Microelectronics Corp.	Method of manufacturing semiconductor device having metal gate
US9318490B2	2014-01-13	2016-04-19	United Microelectronics Corp.	Semiconductor structure and manufacturing method thereof

US9231071B2	2014-02-24	2016-01-05	United Microelectronics Corp.	Semiconductor structure and manufacturing method of the same
US10607895B2 *	2017-09-18	2020-03-31	Asm Ip Holdings B.V.	Method for forming a semiconductor device structure comprising a gate fill metal
CN115332248B	2021-05-11	2026-03-24	联华电子股份有限公司	Methods for forming semiconductor devices

* Cited by examiner, † Cited by third party, ‡ Family to family citation

Similar Documents

Publication	Publication Date	Title
US7153784B2	2006-12-26	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
US7157378B2	2007-01-02	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
US7153734B2	2006-12-26	CMOS device with metal and silicide gate electrodes and a method for making it
US7208361B2	2007-04-24	Replacement gate process for making a semiconductor device that includes a metal gate electrode
US7390709B2	2008-06-24	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
US20050272191A1	2005-12-08	Replacement gate process for making a semiconductor device that includes a metal gate electrode
US20070141798A1	2007-06-21	Silicide layers in contacts for high-k/metal gate transistors
US20080054365A1	2008-03-06	Semiconductor device and manufacturing method therefor
US20050269644A1	2005-12-08	Forming integrated circuits with replacement metal gate electrodes
US20050250258A1	2005-11-10	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
US20060091483A1	2006-05-04	Method for making a semiconductor device with a high-k gate dielectric layer and a silicide gate electrode
US20060094180A1	2006-05-04	Method for making a semiconductor device with a high-k gate dielectric layer and a silicide gate electrode
US20070281429A1	2007-12-06	Method for fabricating semiconductor device
US20050266694A1	2005-12-01	Controlling bubble formation during etching

Priority And Related Applications

Child Applications (1)

Application	Priority date	Filing date	Relation	Title
US11/393,151	2004-04-20	2006-03-29	Division	Method for making semiconductor device having a high-k gate dielectric layer and a metal gate electrode

Priority Applications (9)

Application	Priority date	Filing date	Title
US10/828,958	2004-04-20	2004-04-20	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
CN201010236555.8A	2004-04-20	2005-03-31	A method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
CN2005800125684A	2004-04-20	2005-03-31	Method for fabricating a semiconductor device having a high-K gate dielectric layer and a metal gate electrode
PCT/US2005/010920	2004-04-20	2005-03-31	A method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
KR1020067021743A	2004-04-20	2005-03-31	Semiconductor device manufacturing method
DE112005000854T	2004-04-20	2005-03-31	A method of manufacturing a semiconductor element having a high-K-gate dielectric layer and a metal gate electrode
TW0941110535A	2004-04-20	2005-04-01	A method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
US11/393,151	2004-04-20	2006-03-29	Method for making semiconductor device having a high-k gate dielectric layer and a metal gate electrode
US12/031,409	2004-04-20	2008-02-14	Method for making a semiconductor device having a high-k dielectric layer and a metal gate electrode

Applications Claiming Priority (1)

Application	Filing date	Title
US10/828,958	2004-04-20	Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode

Legal Events

Date	Code	Title	Description
2004-04-20	AS	Assignment	Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BRASK, JUSTIN K.;KAVALIEROS, JACK;DOCZY, MARK L.;AND OTHERS;REEL/FRAME:015257/0581 Effective date: 20040409
2006-12-06	STCF	Information on status: patent grant	Free format text: PATENTED CASE
2007-11-13	CC	Certificate of correction	
2010-06-28	FPAY	Fee payment	Year of fee payment: 4
2014-05-28	FPAY	Fee payment	Year of fee payment: 8
2018-06-14	MAFP	Maintenance fee payment	Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12

Data provided by IFI CLAIMS Patent Services