



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
13/322,796	11/28/2011	Michael Miskin	LYN-091109	3728

22876 7500 05/16/2013
FACTOR INTELLECTUAL PROPERTY LAW GROUP, LTD.
1327 W. WASHINGTON BLVD.
SUITE 5G/H
CHICAGO, IL 60607

EXAMINER

HAMMOND, CRYSTAL L

ART UNIT	PAPER NUMBER
----------	--------------

2819

MAIL DATE	DELIVERY MODE
-----------	---------------

05/16/2013

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 13/322,796	Applicant(s) MISKIN ET AL.	
	Examiner CRYSTAL L. HAMMOND	Art Unit 2819	AIA (First Inventor to File) Status No

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 28 November 2011.
☐ A declaration(s)/affidavit(s) under **37 CFR 1.130(b)** was/were filed on _____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ An election was made by the applicant in response to a restriction requirement set forth during the interview on _____; the restriction requirement and election have been incorporated into this action.
- 4) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 5) ☒ Claim(s) 1-12 is/are pending in the application.
5a) Of the above claim(s) 10 and 11 is/are withdrawn from consideration.
- 6) ☐ Claim(s) _____ is/are allowed.
- 7) ☒ Claim(s) 1-9 and 12 is/are rejected.
- 8) ☐ Claim(s) _____ is/are objected to.
- 9) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

* If any claims have been determined allowable, you may be eligible to benefit from the **Patent Prosecution Highway** program at a participating intellectual property office for the corresponding application. For more information, please see http://www.uspto.gov/patents/init_events/pph/index.jsp or send an inquiry to PPHfeedback@uspto.gov.

Application Papers

- 10) ☐ The specification is objected to by the Examiner.
- 11) ☒ The drawing(s) filed on 28 November 2011 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

Certified copies:

- a) ☐ All b) ☐ Some c) ☐ None of the:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Interim copies:

- a) ☐ All b) ☐ Some c) ☐ None of the: Interim copies of the priority documents have been received.

Attachment(s)

- | | |
|---|---|
| 1) ☒ Notice of References Cited (PTO-892) | 3) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) ☒ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>04/26/2013, 08/21/2012, 03/09/2012</u> | 4) ☐ Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

2. Claims 1-9 and 12 are rejected under 35 U.S.C. 102(a) as being anticipated by Miskin et al. (US 2007/0273299).

Figure 2 of Miskin discloses a single chip multi-voltage or multi-brightness LED lighting device comprising:

(1) regarding **Claim 1**:

a. at least two LED circuits (10 in Fig 2); b. each of the at least two LED circuits having at least two LEDs connected together in series ([0073] and [0074]); c. each of the at least two LED circuits being electrically unconnected to each other in a parallel relationship ([0073] and [0074] and Fig 6 and 7); d. the at least two LED circuits having a forward operating drive voltage of at least 6 volts ([0082] and Figs 2 and 17); and, e. the at least two LED circuits being monolithically integrated on a single substrate (28 in Fig 2 and [0069]).

(2) regarding **Claim 2**:

wherein the at least two LED circuits have at least two LEDs connected to each other in opposing parallel relation (See 66 and 68 in Fig 6).

(3) regarding **Claim 3**:

a. at least two LED circuits (10 in Fig 2); b. each of the at least two LED circuits having at least two LEDs connected together in series ([0073] and [0074]); c. each of the at least two LED circuits being electrically unconnected to each other in a parallel relationship ([0073] and [0074] and Fig 6 and 7); d. the at least two LED circuits having a forward operating drive voltage of at least 6 volts ([0082] and Figs 2 and 17); and, e. the at least two LED circuits being integrated within a substrate (28 in Fig 2 and [0069]).

(4) regarding **Claim 4**:

wherein the at least two LED circuits have at least two LEDs connected to each other in opposing parallel relation (See 66 and 68 in Fig 6).

(5) regarding **Claim 5**:

a. at least two LED circuits (10 in Fig 2); b. each of the at least two LED circuits having at least two LEDs electrically connected together in series configuration ([0073] and [0074]); c. the at least two LED circuits having voltage input electrical contacts at the opposing ends of each LED circuit; (74 and 76 in Fig 6); d. the at least two LED circuits having a forward operating drive voltage of at least 6 volts ([0082] and Figs 2 and 17); and, e. the at least two LED circuits being monolithically integrated on a single substrate (28 in Fig 2 and [0069]).

(6) regarding **Claim 6**:

a. at least one series LED circuit (64 in Fig 6); b. the at least one series LED circuit having at least four LEDs connected together electrically in series (66 and 68 in Fig 6); c. the at least one series LED circuit having voltage input

Art Unit: 2819

electrical contacts at the opposing ends of the series circuit and at least one voltage input electrical contact at the electrically connected anode and cathode junction of at least two LEDs within the series circuit (72, 74, 76 and 78 in Fig 6); and, d. the at least two LED circuits having a forward operating drive voltage of at least 12 volts ([0082]).

(7) regarding **Claim 7**:

a. at least two LED circuits (64 in Fig 6); b. each of the at least two LED circuits electrically unconnected together in a parallel relationship (66 and 68 in Fig 6); c. the at least two LED circuits having voltage input electrical contacts at the opposing ends of each LED circuit; (74 and 76 in Fig 6); d. the at least two LED circuits having a forward operating drive voltage of at least 6 volts ([0082] and Figs 2 and 17); and, e. the at least two LED circuits being monolithically integrated on a single substrate (28 in Fig 2 and [0069]).

(8) regarding **Claim 8**:

being driven by a frequency higher than mains AC frequency ([0082]).

(9) regarding **Claim 9**:

being driven by a frequency lower than mains AC frequency ([0082]).

(10) regarding **Claim 10**:

a method of manufacturing comprising: providing a single chip device ([0069] and 26 in Fig. 2) with two or more LED circuits ([0073], [0074], [0082], [0083], 64 in Fig. 7) configurable by means of connecting the circuits so as to provide optional operating voltage level and/or desired brightness level (72, 74,

Art Unit: 2819

76 and 78 in Fig 6) wherein the electrical connection between the LED circuits may be achieved and/or completed at the LED packaging level ([0016], [0018], [0023], [0031]) when the multi-voltage and/or multi-brightness circuits and/or single chips are integrated into the LED package ([0033]) or the LED package may have external electrical contacts that match the integrated multi-voltage and/or multi-brightness circuits and/or single chips within (74 and 76 in Fig 6); and optionally allowing the drive voltage level and/or the brightness level selectability to be passed on through to the exterior of the LED package ([0086], [0089]), and allowing the voltage level or brightness level to be selected at the LED package user ([0031], [0032], [0033]), or the PCB assembly facility, or the end product manufacturer ([0031], [0032], [0033], [0069]).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to CRYSTAL L. HAMMOND whose telephone number is (571)270-1682. The examiner can normally be reached on Monday Thru Friday 7:30 AM-5:00 PM Alt Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shawki Ismail can be reached on (571) 272-3985. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2819

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/CRYSTAL L HAMMOND/
Primary Examiner, Art Unit 2819